# NASA Deep Space Command Detector Unit Development

**Final Engineering Report** 

Prepared by:

3. B/Berner

**CDU Development Engineer** 

Approved by:

V. R. Albrecht

**CDU Cognizant Engineer** 

9 JUNE 1987

National Aeronautics and Space Administration

JPL

Jet Propulsion Laboratory California Institute of Technology Pasadena, California

### CONTENTS

	PART	I - INTRODUCTION	
i.	INTRO	DUCTION	1-1
	1.1	ORGANIZATION OF THE REPORT	1-1
	1.2	METHODS USED	1-2
	1.3	ACKNOWLEDGEMENTS	1-2
	PART	II - ANALYSIS	
2.	OVERV	IEW	2-1
	2.1	THE CDU IN GENERAL	2-1
	2.2	BASIC SYSTEM DESCRIPTION	2-2
		2.2.1 Analog Circuitry	2-2
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2.2.2 Subcarrier Tracking	2-2
	-	2.2.3 Automatic Gain Control	2-3
		2.2.4 Bit Synchronizer	2-3
		2.2.5 Lock Detector	2-4
		2.2.6 Multiple Data Rates	2-4
	2.3	DIFFERENCES BETWEEN THE STANDARD CDU AND THE DEEP SPACE CDU	2-4
	2.4	NXT/CDU INTERFACE	2-6
	2.5	REFERENCES	2-7
3.	ANALO	OG SECTIONS	3-1
	3.1	THE BANDPASS FILTER	3-1
		3.1.1 Transfer Function	3-2
		3.1.2 Noise Bandwidth	3-5
		3.1.3 3 dB Bandwidth	3-10
		3.1.4 Filter Results	3-12

	3.2	THE AGC	AMPLIFIER	3-12
		3.2.1	The R-2R Ladder Network	3-12
		3.2.2	The DAC	3-16
		3.2.3	The Dual Gain Amplifier	3-17
			3.2.3.1 Out-of-Lock	3-18
			3.2.3.2 In-Lock	3-19
	3.3	REFEREN	CES	3–20
•	THE S	UBCARRIE	R TRACKING LOOP	4-1
	4.1	SUBCARR	IER LOOP MODEL	4-1
	4.2	ANALYSI	s	4-2
		4.2.1	Coherent Sampling Demodulation	4-2
		4.2.2	Derivation of the Closed Loop Transfer Function	4-5
			4.2.2.1 Assumptions	4-5
			4.2.2.2 Z-Transform	4-6
		4.2.3	Derivation of $B_L$	4-10
		4.2.4	Derivation of Loop Jitter	4-11
		4.2.5	Derivation of the Probability of Cycle Slip	4-11
	4.3	DERIVAT	ION OF THE COEFFICIENTS	4-12
		4.3.1	ESCL(r)	4-12
		4.3.2	ECF1	4-13
		4.3.3	ECFO	4-14
	4.4	RESULTS		4-16
		4.4.1	Data Rate Dependent Results	4-16
		A A 2	Phase Jitter	4-17

		4.4.3 Probability of Cycle Slip	4-17
ü		4.4.4 Doppler Rate Induced Phase Error	4-18
	4.5	REFERENCES	4-19
	4 <b>A</b>	Z-TRANSFORM OF AN ACCUMULATE-AND-DUMP	4-21
	4B	Z-TRANSFORM OF THE DIGITAL FILTER	4-25
	4C	Z-TRANSFORM OF THE DIGITALLY CONTROLLED OSCILLATOR	4-25
	4D	CALCULATION OF I <sub>2</sub>	4–29
5.	THE A	UTOMATIC GAIN CONTROL LOOP	5-1
	5.1	AGC LOOP MODEL	5-1
		5.1.1 AGC Loop Components	5-1
		5.1.2 Assumptions	5-3
		5.1.3 Simplified AGC Model	5-3
	5.2	ANALYSIS	5-5
		5.2.1 Large Scale Analysis	5-5
		5.2.2 Small Signal Analysis	5-6
		5.2.3 Z-Transform AGC Analysis	5-10
	5.3	DERIVATION OF THE COEFFICIENTS	5-13
		5.3.1 Derivation of $\alpha$	5-13
		5.3.2 Derivation of ASCL	5-15
		5.3.2.1 Limit Due to the ADC Saturation	5-15
		5.3.2.2 Limit Due to Accumulator Overflow	5-19
		5.3.2.3 Calculating <dacc></dacc>	5-21
		5 2 2 A Calculating ASCI.	5-23

	5.4	RESULTS	5-24
		5.4.1 Derivation Results	5-24
		5.4.2 Larger Signal Analysis Results	5-24
	5.5	REFERENCES	5-25
	5A.	IMPLEMENTATION OF ex IN SOFTWARE	5-26
6.	BIT I	IMING SYNCHRONIZATION LOOP	6-1
	6.1	BIT SYNC TRACKING LOOP MODEL	6-1
		6.1.1 Bit Sync Loop Block Diagram	6-1
		6.1.2 Assumptions	6-3
		6.1.3 Equivalent Loop Model	6-4
		6.1.4 Loop Transfer Function	6-6
		6.1.5 Loop Noise Bandwidth	6-7
		6.1.6 Mean-Square Timing Jitter	6-8
	6.2	ANALYSIS OF THE BIT SYNC LOOP	6-9
		6.2.1 Bit Sync Loop Values	6-9
		6.2.2 Derivation of BSCL	6-10
	6.3	RESULTS	6-13
	6.4	REFERENCES	6-14
7.	LOCK	DETECTOR	7-1
	7.1	LOCK DETECTOR MODEL	7-1
		7.1.1 In-Lock Model	7-2
		7 1 2 Out-Of-Lock Model	7-2

	7.2	ANALYSIS	7–3
		7.2.1 Derivation	7-3
		7.2.1.1 Density of the ADC	7-3
		7.2.1.2 Density of Zn	7-9
		7.2.2 Implementation	7–13
	7.3	THRESHOLD NUMBER CALCULATIONS	7–13
		7.3.1 Unlock-to-Lock Probabilities	7-14
		7.3.2 Lock-to-Unlock Probabilities	7–16
	7.4	ADDULIS	7-18
			7-18
		7.4.2 Threshold Figures	7–19
	7.5	REFERENCES	7-34
	7A	PROBABILITY THAT AN EVENT OCCURS AT LEAST TWO SUCCESSIVE TIMES DURING N TRIALS, GIVEN THE PROBABILITY OF ITS OCCURRENCE IN A SINGLE TRIAL	7–35
8.	SINGL	E EVENT UPSETS AND SNR TELEMETRY WORD	8-1
	8.1	SINGLE EVENT UPSETS	8-1
	8.2	SNR TELEMETRY WORD	8-2
	8.3	REFERENCES	8–6
	PART	III - IMPLEMENTATION	
9.	HARDW	ARE	9-1
	9.1	ANALOG SECTION	9-1
		9.1.1 Automatic Gain Control Amplifier	9-2
		9.1.2 Sample-and-Hold/ADC	9–3

	9.2	DIGITAL SECTION	9-4
		9.2.1 System Timing	9-4
		9.2.2 Single Event Upsets	9-5
		9.2.2.1 Single Event Upset Protection Circuit	9-6
		9.2.2.2 Single Event Upset Timing Considerations	9-6
	9.3	REFERENCES	9-8
10.	CDU S	SOFTWARE	10-1
	10.1	CHOICE OF LANGUAGE	10-1
	10.2	SAMPLING SCHEME	10-1
	10.3	SOFTWARE DESCRIPTION	10-3
		10.3.1 INIT	10-3
		10.3.2 NORM	10-5
		10.3.3 MB	10-5
		10.3.4 EOB	10-5
	10.4	SOFTWARE OUTPUT	10-6
		10.4.1 CDU Status Word	10-6
		10.4.2 CDU SNR Word	10-6
	10.5	SEU HANDLING	10-6
	10.6	REFERENCES	10-7
en (*	10A	SOFTWARE FLOW CHARTS	10-9
	10B	CDU CODE	10-21

	PART IV - TEST RESULTS	
11.	TEST RESULTS	
	11.1 BER TESTS	1-1
	11.2 PROBABILITY OF FALSE ACQUISITION	1-1
	11.3 PROBABILITY OF DE-ACQUISITION	.1–11
	11.4 PROBABILITY OF OUT-OF-LOCK	.1–12
	11.5 PROBABILITY OF ACQUISITION	1-12
	11.6 SUBCARRIER JITTER	1–14
	11.7 BIT SYNCHRONIZATION JITTER	.1–18
	11.8 PROBABILITY OF CYCLE SLIP	1–19
	11.9 CONCLUSION	1-22
	11.10 REFERENCES	11-22

<u>Figures</u>		
2-1.	CDU Block Diagram	2-3
3-1.	Bandpass Filter Schematic	3-1
3-2.	First Stage Schematic	3-1
3-3.	BPF Magnitude	3-13
3-4.	BPF Phase	3–13
3-5.	Resistor Ladder	3-14
3-6.	Amplifier	3-14
4-1.	Subcarrier Loop Block Diagram	4-1
4-2.	Simplified Block Diagram	4-6
4A-1.	Frequency Response - Accumulate-and-Dump	4-24
4A-2.	Frequency Response - Integrate-and-Dump	4-24
4B-1.	Digital Filter Block Diagram	4-25
4C-1.	Time Periods Between Samples	4-26
5-1.	AGC Block Diagram	5-2
5-2.	Simplified AGC Model	5-3
5-3.	AGC Recovery From Large Step Input	5-25
6-1.	Bit Sync Tracking Loop Block Diagram	6-1
6-2.	Equivalent Data Transition Tracking Loop	6-4
7-1.	Lock Detector Block Diagram	7-1
7-2.	Quantized Density of $x(t)$	7–5
7-3.	Threshold Value, r = 3, Rate = 500 bps	7-20
7-4.	Threshold Value, r = 4, Rate = 250 bps	7-21
7-5.	Threshold Value, $r = 5$ , Rate = 125 bps	7-22
7-6.	Threshold Value, r = 6, Rate = 62.5 bps	7-23

Figures		
7-7.	Threshold Value, r = 7, Rate = 31.25 bps	. 7–24
7-8.	Threshold Value, r = 8, Rate = 15.625 bps	. 7–25
7-9.	Threshold Value, r = 9, Rate = 7.8125 bps	. 7-26
7-10.	Threshold Value, r = 3, Rate = 500 bps	. 7–27
7-11.	Threshold Value, r = 4, Rate = 250 bps	. 7–28
7-12.	Threshold Value, r = 5, Rate = 125 bps	. 7-29
7-13.	Threshold Value, r = 6, Rate = 62.5 bps	. 7–30
7-14.	Threshold Value, r = 7, Rate = 31.25 bps	. 7-31
7-15.	Threshold Value, r = 8, Rate = 15.625 bps	7-32
7-16.	Threshold Value, $r = 9$ , Rate = 7.8125 bps	7–33
8-1.	Input Network	8-2
9-1.	NASA Deep Space CDU Breadboard Block Diagram	9-1
9-2.	AGC Variable Gain Amplifier	. 9-2
9-3.	Track/Hold Amplifier and ADC	. 9–3
9-4.	ADC Conversion Timing	. 9–4
9-5.	Digital Block Diagram	. 9–5
9-6.	SEU Reset Circuit	. 9–6
9-7.	Protection Circuit Timing Diagram	. 9–7
9-8.	Timing for First Stage Recovery Circuit	. 9-8
10-1.	Sample Timing	. 10-2
10-2.	CDU Processor Timing	. 10-4
10A-1.	Data Detection Algorithm	. 10-1
10A-2.	Lock Detection Algorithm	. 10-1
104-3	Subcarrier Tracking Algorithm	10-1

<u>Figures</u>			
10A-4.	Bit Tracking Algorithm	•	10-14
10A-5.	Automatic Gain Control Algorithm		10-18
11.1-1.	BER Test Data Summary - Bit Rate = 500 bps	• .	11-4
11.1-2.	BER Test Data Summary - Bit Rate = 250 bps	•	11-5
11.1-3.	BER Test Data Summary - Bit Rate = 125 bps	•	11–6
11.1-4.	BER Test Data Summary - Bit Rate = 62.5 bps	•	11-7
11.1-5.	BER Test Data Summary - Bit Rate = 31.25 bps	• : /	11-8
11.1-6.	BER Test Data Summary - Bit Rate = 15.625 bps	• .	11-9
11.1-7.	BER Test Data Summary - Bit Rate = 7.8125 bps	• 2	11-10
11.5-1.	Probability of Acquisition - Bit Rate = 500 bps	•	11-15
11.5-2.	Probability of Acquisition - Bit Rate = 31.25 bps	• .;	11-16
11.5-3.	Probability of Acquisition - Bit Rate = 7.8125 bps	•	11-17
11.8-1.	Probability of Cycle Slip - Bit Rate = 500 bps	• .3,	11-2
<u>Tables</u>			
4-1.	Values for ESCL, $\textbf{B}_L,$ and $\omega_n$	•	4-16
5.3-1.	Calculations for <dacc></dacc>		5-23
5.4-1.	Results of Equations 5.2-40 and 5.3-36	•	5-24
6-1.	Data Rate Dependent Bounds on BSCL		6-12
6-2.	In-Lock Values	•	6-13
6-3.	Out-of-Lock Values	•	6-14
7.4-1.	Threshold Values	•	7-19
7A-1.	Values of A; w		7-36

<u>Tables</u>		
7A-2.	Required Single Event Probabilities	7-37
11.0-1.	CDU Breadboard Test Matrix	11-2
11.2-1.	False Acquisition Probability Confidence	11-11
11.3-1.	De-Acquisition Probability Confidence	11-12
11.4-1.	Out-of-Lock Probability Confidence	11-13
11.5-1.	Probability of Acquisition for 10 dB	11–13
11.5-2.	Probability of Acquisition for Lower ST/N $_0$	11-14
11.6-1.	Subcarrier Jitter, ST/N $_0$ Equal to 10 dB	11-18
11.7-1.	Bit Sync Jitter, ST/No Equal to 10 dB	11-19
11.8-1.	Probability of Cycle Slip	11-20

#### SECTION 1

#### INTRODUCTION

The purpose of this report is to provide a single source of information about the design and workings of the NASA Deep Space Command Detector Unit (CDU) and to document the results of the testing of the breadboard model hardware. The goal of this report is to supply sufficient information so that anyone can read it and understand the design configuration, signal processing algorithms, and the logic behind certain decisions that were made.

The CDU development's directive was to design and develop a command detector based on the NASA Standard CDU (Standard) design, but using the Jet Propulsion Laboratory (JPL) flight qualified 80C86 microprocessor family chip set, and the same signal processing algorithms, implemented in 80C86 assembly language. This was done to minimize cost of analysis and to maximize the carry over from a unit that has been operating successfully in near-earth applications for several years.

#### 1.1 ORGANIZATION OF THE REPORT

The report contains eleven sections, which are broken down into four parts: Introduction, Analysis, Implementation, and Test Results. The sections are listed below:

#### Part I - Introduction

Section 1 Introduction

#### Part II - Analysis

Section 2 Overview

Section 3 Analog Sections

Section 4 Subcarrier Tracking Loop

Section 5 AGC Loop

Section 6 Bit Sync Tracking Loop

Section 7 Lock Detector Loop

Section 8 Single Event Upsets/SNR Word

#### Part III - Implementation

Section 9 Hardware Section 10 Software

#### Part IV - Test Results

Section 11 Test Results

#### 1.2 METHODS USED

The main body of the CDU development draws upon two documents:

- (1) NASA Standard Command Detector Unit Engineering Report,
  Motorola, February 1977. This document contains the analysis
  used for the Standard; thus, it was heavily referred to during the CDU development.
- (2) <u>Design Requirement, NASA Deep Space Command Detector Unit,</u>
  Document number DM514438, Rev. A, V. R. Albrecht, August
  1986. This document provides the design requirements for the
  CDU implementation.

Since the CDU is primarily a digital system, most of the analysis is done in the discrete time domain, using z-transform theory.

#### 1.3 ACKNOWLEDGEMENTS

The CDU development is the result of the hard work of a lot of people. In particular, the following people were directly involved with the design, implementation, and testing of the CDU: Vic Albrecht (design and task manager), Jeff Berner (analysis and software), Gene Hightower (software), Frank Kollar (hardware and software), Jeff Packard (test equipment), Kermit Peterson (testing), and Greg Stark (hardware and software).

Also deserving mention and thanks are M. A. Koerner and Dr. M. K. Simon, who answered many questions and provided guidance during the design and analysis phase.

#### SECTION 2

#### OVERVIEW

This section begins with a general description of the Deep Space CDU, moves on to describe the design in a little more detail, discusses the differences between the Standard CDU and the Deep Space CDU, and then describes the command channel interface characteristics.

#### 2.1 THE CDU IN GENERAL

The NASA Deep Space CDU is a coherent demodulator for non-return to zero (NRZ) data, binary phase-shift-keyed (PSK) modulated onto a 16 kHz sinu-soidal subcarrier. The unit receives the subcarrier from the NASA X-band Transponder (NXT).

Functionally, the CDU consists of a coherent automatic gain control (AGC) system, a sample-and-hold (S/H) circuit, an analog-to-digital converter (ADC), a second order data-aided subcarrier tracking loop, a data-transition bit synchronization loop, and a lock detector. Structurally, the CDU consists of the signal-conditioning assemblies (AGC amplifier, S/H, ADC), and a fully buffered microprocessor with an associated read-only memory (ROM) and a random-access memory (RAM). Appropriate output buffers are provided to interface with the spacecraft command and data handling subsystem for command data transfer, engineering telemetry, and data rate control.

An important part of the CDU, which is resident in the NXT, is the bandpass filter (BPF). The BPF, which has a noise bandwidth of about 4 kHz, filters the signal that is input to the CDU. This filtering reduces the noise that enters the CDU and bandlimits the signal to one-half the sampling rate, which allows sampling without aliasing.

The coherent AGC system, which keeps the signal power constant, utilizes a logarithmic-linear digitally controlled amplifier with a dynamic range in excess of 40 dB. The AGC loop performance (i.e., noise jitter, settling time, etc.) is determined by the AGC loop algorithm and loop coefficients stored in the ROM.

Upon receipt of the appropriate command from the digital processing assembly, the sample-and-hold circuit freezes the analog input to the eight-bit successive-approximation ADC and keeps it constant over the ADC conversion time.

In contrast to the conventional data-aided loop implementation, which requires mixers, filters, and ADCs in both the inphase and quadrature channels, the subcarrier tracking loop takes advantage of the digital implementation by creating both the inphase and quadrature synchronization channels with appropriate dedicated sample accumulators within the digital processing assembly. The requirement for data-rate dependent digital filtering in each of the two channels is eliminated by maintaining a constant sampling rate over all data rates. A second order subcarrier loop is implemented in the tracking

algorithm, with ROM-resident loop coefficients selected to minimize steadystate phase jitter, while meeting all specifications on acquisition time. The subcarrier loop resolution is 1/64 of a cycle with a maximum allowable single phase correction of 45 degrees.

The data-transition bit synchronization loop is driven by the contents of another dedicated sample accumulator within the digital processing assembly. The CDU design takes advantage of coherence between the subcarrier and the data so that the bit sync loop resolution need only be accurate to within a subcarrier cycle to provide effective bit sync resolution of 1/64 of a subcarrier cycle. The maximum allowable phase correction is one-quarter of a bit interval, with corrections made every eight data transitions.

The lock detection algorithm is also ROM-resident, with coefficients chosen to exceed the specifications for probability of acquisition and deacquisition. Again, all coefficients, and the algorithm itself, are completely ROM-resident.

#### 2.1 BASIC SYSTEM DESCRIPTION

The CDU uses a coherent sampling approach to demodulate the subcarrier. This removes the subcarrier and translates the input sequences to baseband. By sampling in quadrature, one channel represents the inphase, or data, channel and the other represents the quadrature, or error, channel. The data channel is used to perform bit synchronization, data detection, lock detection, and AGC'ing, while the error channel is used to perform subcarrier tracking.

A block diagram of the CDU is presented in Figure 2-1 and a description of each of the individual components follows.

#### 2.2.1 Analog Circuitry

The analog input circuitry consists of the AGC amplifier, the sample-and-hold, and the ADC. The AGC amplifier, discussed in detail in Section 3, is a digitally controlled amplifier, whose gain is set by the AGC control word received from the processing assembly. The sample-and-hold amplifier, operating in the track-and-hold mode, takes an error sample and a data sample every 125 microseconds (every other subcarrier cycle). This sample is input to the ADC for quantizing and coding. The CDU uses a high-speed 12-bit ADC with a ±5 volt input range, which produces a bipolar complementary offset binary coded output, which is later converted to a two's complement output. The sample-and-hold and ADC are discussed further in Section 7.

#### 2.2.2 Subcarrier Tracking

To obtain the best performance, a data-aided subcarrier tracking loop is used. The loop is a perfect second-order loop, so it can handle expected Doppler effects associated with deep space missions. Subcarrier




Figure 2-1. CDU Block Diagram

tracking corrections are made at the end of each bit, which limits the amount of Doppler that can be tracked. However, for the expected offsets, no appreciable bit error rate degradation is expected. The subcarrier tracking loop design is discussed in detail in Section 4.

#### 2.2.3 Automatic Gain Control

A coherent AGC loop is used in order to control the input signal power over the anticipated range of signal levels from the NXT. This loop configuration allows the loop dynamics to be held relatively constant for all input levels and signal-to-noise ratios. Its model is developed and analyzed in detail in Section 5.

#### 2.2.4 Bit Synchronizer

The data transition bit synchronizer loop implementation creates a measure of the normalized synchronization error by integrating the data channel over a bit time for two cases: from the estimate of the beginning of the bit, and from the estimate of the middle of the bit. A tracking correction is made (if needed) every eight data transitions. The loop is analyzed and further discussed in Section 6.

#### 2.2.5 Lock Detector

The CDU has two operating modes, in-lock and out-of-lock; the mode of the CDU is controlled by the lock detector. When the CDU is out-of-lock, the AGC is forced to its maximum gain, which saturates the AGC amplifier; thus, the input circuitry acts like a hard limiter. When an uplink subcarrier is detected, the CDU is placed in the in-lock mode and the AGC is allowed to seek its quiescent gain. The lock detector detects the presence or absence of the subcarrier by comparing the signal mean with a fixed threshold number. An analysis of the lock detector, and the derivation of the threshold numbers, is provided in Section 7.

#### 2.2.6 Multiple Data Rates

Since the BPF remains constant for all data rates, the CDU must sample at a constant rate for all data rates. This requires that the various loops have data rate dependent scaling values to keep the loop bandwidths and performances constant for all data rates. This scaling is discussed in Sections 4, 5, and 6, where the scale factors are derived.

The data rate can be represented as an equation in r, where r is an integer between 3 and 9. The data rate is

$$DR(r) = 4000/2^{r}$$
 (2.2-1)

Thus, the available data rates are: 500, 250, 125, 62.5, 31.25, 15.625, and 7.8125 bps.

# 2.3 DIFFERENCES BETWEEN THE STANDARD CDU AND THE DEEP SPACE CDU

In implementing the CDU with the 80C86 microprocessor family of parts, several differences between the CDU and the Standard developed. Since this design began with the Standard as a baseline, a listing of the differences that the change in hardware forced is provided. These differences are:

- (1) The CDU hardware implementation uses hardware that is JPL flight approved class S parts, with the design centered around the 80C86 microprocessor family of parts. The Standard used Level-B custom LSI devices.
- (2) The CDU takes a set of samples (one error, one data) every other subcarrier cycle (8 kHz sampling rate). The Standard takes a set of samples every subcarrier cycle. The reason for doing this is that the 80C86 is not fast enough to do the processing needed between sample sets in one subcarrier cycle. The Standard's microprocessor was custom designed for this task, so it could handle the processing in one subcarrier cycle. The only effect of this change that the user

sees is that the maximum possible data rate is reduced [see item (3)]. At the maximum data rate, 500 bps, the CDU is operating at 8 k/(2\*500) = 8 times the Nyquist rate, causing no degradation due to sampling.

- (3) The maximum data rate of the CDU is 500 bps; the standard also had bit rates of 2000 and 1000 bps. As was explained in item (2), the 80C86 cannot process at the speed required to handle 1000 and 2000 bps.
- (4) The pre-detection filter of the CDU is narrower than the filter (noise bandwidth = 12 kHz) of the Standard. This was done to bring the noise bandwidth of the filter down to 4 kHz, one-half of the sampling rate. This could be accomplished because the maximum data rate of the CDU is one-fourth of the Standard's maximum rate; thus, the 3 dB bandwidth could have been cut up to a factor of 4. The bandpass filter, which is a part of the NXT, is a 4-pole bandpass (2-pole low pass equivalent) Butterworth filter with a measured noise bandwidth of 3.907 kHz.
- (5) The data rate dependent scaling factors in the CDU signal processing algorithms are different than the Standard's. This is due to the changes in the sampling rate and the noise bandwidth of the predetection filter. The CDU signal processing algorithms are the same; only the scaling factors have changed. These changes are transparent to the user.
- (6) The CDU has hardware and software that provide single event upset (SEU) reset capability; the Standard has no SEU reset capability. This was added because the 80C86 is susceptible to SEUs. An SEU reset causes the CDU to drop lock and to reinitialize the software to prevent the CDU from going into an infinite loop or a halt state.
- (7) The various signal processing algorithms occur at different times during a data bit. Thus, the software is broken up into divisions that reflect the part of the bit in which the processing is done (i.e., EOB, MB, etc.). The division of the CDU's software into these blocks of processing time is now two sample period increments, instead of the Standard's one sample period increment. Again, this was due to the relatively slow speed of the 80C86.
- (8) The AGC amplifier's DAC is implemented with discrete parts and uses only the nine most significant bits (the tenth bit is always on). The Standard uses an integrated circuit (AD7520) for its DAC, but this part is not JPL flight qualified and could not be used in the CDU design. The fact that the least significant bit is always on does not affect the AGC performance in the range that the CDU is operated in.

(9) The parameter that controls the bit sync tracking loop bandwidth, BSCL, has different values for the in-lock condition and the out-of-lock condition for the lower bit rates (the Standard had one value for both conditions, due to limitations in ROM size, which the CDU does not have). This was done to speed up the locking up of the bit sync loop without degrading the tracking [i.e., the bit error rate (BER)] performance. The Standard had to trade between lock up time and BER performance; the CDU can optimize both.

#### 2.4 NXT/CDU INTERFACE

The CDU interface with the NXT is designed to accommodate the following interface characteristics:

#### NXT

Output impedance	and an exist a A Alux
Output signal level (maximum range from all sources including uplink mod-index of 0.5-1.3 rad.	50-300 mV rms
Output variations in signal level (temperature, life, radiation, etc.)	±2.5 dB
Output noise level (receiver locked, data rate = 7.8125 bps)	2.0 V rms max
Output noise level (receiver out-of-lock)	15 V peak max
Output SNR (ST/N <sub>0</sub> = 10.5 dB command threshold, data rate = 7.8125 bps, noise bandwidth = 4 kHz)	-16.5 dB

### Prediction bandpass filter (part of NXT):

• ,	Type		4-pole Butterworth
•	center frequency		16 kHz
	±3 dB response		3.3 kHz minimum
	noise bandwidth		4 kHz maximum

#### CDU

Input impedance

10 kohms ±5% (in series with a 0.1 µF input capacitor)

2.	.5	RI	EFERENCES

- 2-1 NASA Standard Command Detector Unit Engineering Report, Motorola, February 1977.
- 2-2 CDU PDR Action Item 5 Response, IOM 3392-86-146, Jeff Berner to L.W. Randolph, October 8, 1986 (a JPL internal document).
- 2-3 Albrecht, V. R., <u>Design Requirements NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.

#### SECTION 3

#### ANALOG SECTIONS

To support subsequent sections of this report, there are two analog circuits that require analysis, the bandpass filter and the AGC amplifier. The AGC amplifer gain and the predetection bandpass filter (BPF) noise bandwidth are needed in Section 7.

#### 3.1 THE BANDPASS FILTER

A schematic of the BPF used for the breadboard test is shown in Figure 3-1. It is a two stage filter, with each stage being the same general form; this was used to simulate the command channel predetection filter of the transponder. Thus, to find the transfer function and the noise bandwidth, we can look at one stage and then cascade the transfer functions.

To find the transfer function of the BPF, we will work with just one stage. The schematic of this stage, and the node current definitions is shown in Figure 3-2.




Figure 3-1. Bandpass Filter Schematic




Figure 3-2. First Stage Schematic

### 3.1.1 Transfer Function

Using Figure 3-2, we get the following equations:

$$(3.1-1)$$

$$V_{+} = V_{-}$$
 (3.1-2)

$$V_{\perp} = 0$$
 (3.1-3)

$$I_3 + I_5 = 0$$
 (3.1-4)

$$v_{i} = I_{1}R_{1} + I_{4}R_{2} \tag{3.1-5}$$

$$v_1 = \frac{I_2}{sC_1} + I_4R_2 \tag{3.1-6}$$

$$v_{-} = v_{i} - I_{1}R_{1} - \frac{I_{3}}{sC_{2}}$$
 (3.1-7)

$$v_1 = v_- + t_5 R_3 \tag{3.1-8}$$

We will now proceed to find the ratio of  $V_0/V_1$ .

First, we use equations 3.1-4, 3.1-3, and 3.1-8:

$$I_3 = -I_5$$
 (3.1-9)

$$v_1 = v_{-1} + v_{-3}$$

$$I_5 = V_1/R_3$$
 (3.1-10)

$$I_3 = -V_1/R_3$$
 (3.1-11)

Next, we combine equations 3.1-7, 3.1-11, and 3.1-3.

$$v_{-} = v_{1} - I_{1}R_{1} - \frac{I_{3}}{sC_{2}}$$

$$0 = V_1 - I_1 R_1 - \frac{1}{sC_2} \left( \frac{-V_1}{R_3} \right)$$

$$I_1R_1 = V_1 + \frac{V_1}{sC_2R_3}$$

$$I_{1} = \frac{V_{1}}{R_{1}} + \frac{V_{1}}{sC_{2}R_{1}R_{3}}$$
 (3.1-12)

Making use of equations 3.1-12 and 3.1-5:

$$v_i = I_1 R_1 + I_4 R_2$$

$$I_4R_2 = V_1 - R_1 \left( \frac{V_1}{R_1} + \frac{V_1}{sC_2R_1R_3} \right)$$

$$= v_1 - v_1 - \frac{v_1}{sc_2R_3}$$

$$I_4 = \frac{-V_1}{sC_2R_2R_3}$$
 (3.1-13)

Using equations 3.1-6 and 3.1-13 we get:

$$V_{1} = \frac{I_{2}}{sC_{1}} + I_{4}R_{2}$$

$$\frac{I_{2}}{sC_{1}} = V_{1} - R_{2} \left( \frac{-V_{1}}{sC_{2}R_{2}R_{3}} \right)$$

$$I_{2} = V_{1}sC_{1} + \frac{V_{1}C_{1}}{C_{2}R_{3}}$$
(3.1-14)

Combining equations 3.1-1 and 3.1-11 through 3.1-14, we get:

$$\begin{split} 0 &= I_1 + I_2 - I_3 - I_4 \\ &= \frac{v_i}{R_1} + \frac{v_1}{sC_2R_1R_3} + v_1sC_1 + \frac{v_1C_1}{c_2R_3} + \frac{v_1}{R_3} + \frac{v_1}{sC_2R_2R_3} \\ \frac{-v_i}{R_1} &= v_1 \left( \frac{1}{sC_2R_1R_3} + sC_1 + \frac{C_1}{c_2R_3} + \frac{1}{R_3} + \frac{1}{sC_2R_2R_3} \right) \\ &= \frac{v_1}{sC_2R_1R_2R_3} \left( R_2 + s^2C_1C_2R_1R_2R_3 + sC_1R_1R_2 + sC_2R_1R_2 + R_1 \right) \\ \frac{v_1}{v_i} &= \frac{-sC_2R_2R_3}{s^2(C_1C_2R_1R_2R_3) + s(C_1R_1R_2 + C_2R_1R_2) + (R_1 + R_2)} \\ &= \frac{-sC_2R_2R_3}{c_1C_2R_1R_2R_3} \left[ s^2 + s\left( \frac{C_1 + C_2}{C_1C_2R_3} \right) + \frac{R_1 + R_2}{C_1C_2R_1R_2R_3} \right] \end{split}$$

$$\frac{v_1}{v_i} = \frac{\frac{-s}{C_1 R_1}}{s^2 + s \left(\frac{C_1 + C_2}{C_1 C_2 R_3}\right) + \frac{1}{R_3 C_1 C_2} \left(\frac{1}{R_2} + \frac{1}{R_2}\right)}$$
(3.1-15)

The transfer function of the second stage,  $V_0/V_1$ , is of the same form as  $V_1/V_1$ , just with different values for the components. So, we get the following transfer function:

$$H(s) = \frac{v_1}{v_i} \frac{v_o}{v_1} = \frac{v_o}{v_i}$$

$$H(s) = \frac{s^{2}/c_{1}c_{1}^{2}R_{1}R_{1}^{2}}{\left[s^{2}+s\left(\frac{c_{1}+c_{2}}{c_{1}c_{2}R_{3}}\right)+\frac{1}{R_{3}c_{1}c_{2}}\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}\right)\right]\left[s^{2}+s\left(\frac{c_{1}^{2}+c_{2}^{2}}{c_{1}^{2}c_{2}^{2}R_{3}^{2}}\right)+\frac{1}{R_{3}^{2}c_{1}^{2}c_{2}^{2}}\left(\frac{1}{R_{1}^{2}}+\frac{1}{R_{2}^{2}}\right)\right]}$$
(3.1-16)

#### 3.1.2 Noise Bandwidth

The values of the components used in the BPF are given below. Notice that the two stages are identical:

Components used in the BFF are given below. re identical:

$$C_1 = 1200 \text{ pF}$$
 (3.1-17)

 $C_1' = 1200 \text{ pF}$  (3.1-18)

 $C_2 = 1200 \text{ pF}$  (3.1-20)

 $C_2' = 1200 \text{ pF}$  (3.1-20)

 $C_1' = 13.3 \text{ k}$  (3.1-21)

 $C_2' = 1200 \text{ pF}$  (3.1-22)

 $C_1' = 13.3 \text{ k}$  (3.1-22)

 $C_2' = 1200 \text{ pF}$  (3.1-23)

 $C_1' = 13.3 \text{ k}$  (3.1-24)

$$R_3 = 52.3 \text{ k}$$
 (3.1–26)

(3.1-25)

 $R_3 = 52.3 \text{ k}$ 

Thus, let us make the following definition:

$$G = \frac{1}{C_1 R_1} = \frac{1}{C_1' R_1'}$$
 (3.1-27)

$$B_{1} = \frac{C_{1} + C_{2}}{R_{3}C_{1}C_{2}} = \frac{C_{1}' + C_{2}'}{R_{3}'C_{1}'C_{2}'}$$
(3.1-28)

$$W_{1} = \frac{1}{R_{3}C_{1}C_{2}} \left( \frac{1}{R_{1}} + \frac{1}{R_{2}} \right) = \frac{1}{R_{3}C_{1}C_{2}} \left( \frac{1}{R_{1}} + \frac{1}{R_{2}} \right)$$
(3.1-29)

This allows us to state the following:

$$H(s) = \frac{G^2 s^2}{\left(s^2 + B_1 s + W_1\right)^2}$$

$$= \frac{G^2 s^2}{s^4 + s^3 (2B_1) + s^2 (W_1 + W_1 + B_1^2) + s(2B_1 W_1) + W_1^2}$$
(3.1-30)

$$H(s) = \frac{g^2 s^2}{s^4 + 2B_1 s^3 + (2W_1 + B_1^2) s^2 + 2B_1 W_1 s + W_1^2}$$
(3.1-31)

The one-sided noise bandwidth, BN, of a filter is defined as:

$$B_{N} = \frac{1}{|H(\omega_{o})|^{2}} \frac{1}{j2\pi} \int_{o}^{j\infty} |H(s)|^{2} ds$$

$$B_{N} = \frac{1}{2|H(\omega_{o})|^{2}} \frac{1}{j2\pi} \int_{i\infty}^{j\infty} |H(s)|^{2} ds \qquad (3.1-32)$$

$$B_{N} = \frac{1}{2 |H(\omega_{0})|^{2}} I_{4}$$
 (3.1-33)

where

$$I_4 = \frac{1}{j2\pi} \int_{-j\infty}^{j\infty} |H(s)|^2 ds$$
 (3.1-34)

From [3-1], we know I4, if H(s) is of the form:

$$H(s) = \frac{e_3 s^3 + e_2 s^2 + e_1 s + e_0}{d_4 s^4 + d_3 s^3 + d_2 s^2 + d_1 s + d_0}$$
(3.1-35)

So, for our case we get

$$e_3 = 0$$
 (3.1-36)

$$e_2 = G^2$$
 (3.1-37)

$$e_1 = 0$$
 (3.1-38)

$$e_0 = 0$$
 (3.1-39)

$$d_4 = 1$$
 (3.1-40)

$$d_3 = 2B_1 (3.1-41)$$

$$d_2 = 2W_1 + B_1^2 (3.1-42)$$

$$d_1 = 2B_1W_1 (3.1-43)$$

$$d_0 = W_1^2$$
 (3.1-44)

And from [3-1], I4 reduces down to:

$$I_{4} = \frac{e_{2}^{2} d_{0} d_{1} d_{4}}{2 d_{0} d_{4} \left(-d_{0} d_{3}^{2} - d_{1}^{2} d_{4} + d_{1} d_{2} d_{3}\right)}$$
(3.1-45)

$$I_4 = \frac{e_2^2 d_1}{2 \left(-d_0 d_3^2 - d_1^2 d_4 + d_1 d_2 d_3\right)}$$
(3.1-46)

Thus, using equations 3.1-36 to 3.1-44 with equation 3.1-46, we get:

$$I_{4} = \frac{G^{4} (2B_{1}W_{1})}{2 \left(-W_{1}^{2} (2B_{1})^{2} - (2B_{1}W_{1})^{2} + 2B_{1}W_{1} (2W_{1} + B_{1}^{2})(2B_{1})\right)}$$
(3.1-47)

$$= \frac{B_1 W_1 G^4}{\left[-4B_1^2 W_1^2 - 4B_1^2 W_1^2 + 4B_1^2 W_1 (2W_1 + B_1^2)\right]}$$

$$= \frac{{}^{B_{1}W_{1}G^{4}}}{{}^{4B_{1}^{4}W_{1}}}$$

$$I_4 = \frac{g^4}{4B_1^3} \tag{3.1-48}$$

Now, the BPF is designed so that the center frequency is  $\omega_{\text{O}}.$  Thus, we have the relation:

$$W_1 = \omega_0^2 (3.1-49)$$

So,

$$\begin{split} \left| H(\omega_{o}) \right|^{2} &= H(j\omega_{o}) \ H(-j\omega_{o}) \\ &= \frac{\left( -G^{2}\omega_{o}^{2} \right) \left( -G^{2}\omega_{o}^{2} \right)}{\left( \omega_{o}^{4} - j\omega_{o}^{3} (2B_{1}) - \omega_{o}^{2} \left( 2\omega_{o}^{2} + B_{1}^{2} \right) + j\omega_{o} \left( 2B_{1}\omega_{o}^{2} \right) + \omega_{o}^{4} \right)} \\ &\times \frac{\left( \omega_{o}^{4} + j\omega_{o}^{3} (2B_{1}) - \omega_{o}^{2} \left( 2\omega_{o}^{2} + B_{1}^{2} \right) - j\omega_{o} \left( 2B_{1}\omega_{o}^{2} \right) + \omega_{o}^{4} \right)}{\left[ \left( \omega_{o}^{4} - 2\omega_{o}^{4} - \omega_{o}^{2} B_{1}^{2} + \omega_{o}^{4} \right) + j \left( -2B_{1}\omega_{o}^{3} + 2B_{1}\omega_{o}^{3} \right) \right]} \\ &\times \frac{1}{\left[ \left( \omega_{o}^{4} - 2\omega_{o}^{4} - B_{1}^{2} \omega_{o}^{2} + \omega_{o}^{4} \right) + j \left( 2B_{1}\omega_{o}^{3} - 2B_{1}\omega_{o}^{3} \right) \right]} \\ &= \frac{G^{4}\omega_{o}^{4}}{\left( -\omega_{o}^{2} B_{1}^{2} \right) \left( -\omega_{o}^{2} B_{1}^{2} \right)} \\ &\left| H(\omega_{o}) \right|^{2} &= \frac{G^{4}}{B_{1}^{4}} \end{split} \tag{3.1-50}$$

Thus, we then get BN:

$$B_{N} = \frac{1}{2} \frac{I_{4}}{\left|H(\omega_{o})\right|^{2}}$$

$$= \frac{1}{2} \frac{G^4}{4B_1^3} \frac{B_1^4}{G^4}$$

$$B_{N} = \frac{B_{1}}{8} \tag{3.1-51}$$

Using equation 3.1-28 and the component values, we get the value of  $B_{\hbox{\scriptsize N}}\colon$ 

$$B_{N} = \frac{1}{8} \frac{C_{1} + C_{2}}{R_{3}C_{1}C_{2}}$$

$$= \frac{1}{8} \frac{(1200 \times 10^{-12} + 1200 \times 10^{-12})}{(52.3 \times 10^{3}) (1200 \times 10^{-12})^{2}}$$

$$B_{N} = 3.983 \text{ KHz}$$
 (3.1-52)

The actual measured  $B_{\mbox{\scriptsize N}}$  of the filter used for CDU breadboard testing is 3.907 KHz.

#### 3.1.3 3 dB Bandwidth

The other useful characteristic of the BPF is its 3 dB bandwidth. From equations 3.1-30 and 3.1-49 we know that

$$H(s) = \frac{G^2 s^2}{(s^2 + B_1 s + \omega_0^2)}$$
 (3.1-53)

and

$$|H(\omega)|^2 = \frac{G^4 \omega^4}{\left[\left(\omega_0^2 - \omega^2\right)^2 + B_1 \omega^2\right]}$$
 (3.1-54)

The 3 dB frequencies are those such that

$$\frac{|H(\omega_3)|^2}{|H(\omega_0)|^2} = \frac{1}{2}$$
 (3.1-55)

From equation 3.1-50,  $|H(\omega_0)|^2$  is known; this gives us the following:

$$\frac{1}{2} = \frac{B_1^4 \omega_3^4}{\left[\left(\omega_0^2 - \omega_3^2\right)^2 + B_1^2 \omega_3^2\right]}$$
(3.1-56)

We now solve for wa:

$$\left[ \left( \omega_{0}^{2} - \omega_{3}^{2} \right)^{2} + B_{1}^{2} \omega_{3}^{2} \right]^{2} = 2 B_{1}^{4} \omega_{3}^{4}$$

$$\left( \omega_{0}^{2} - \omega_{3}^{2} \right)^{2} + B_{1}^{2} \omega_{3}^{2} = \sqrt{2} B_{1}^{2} \omega_{3}^{2}$$

$$\left( \omega_{0}^{2} - \omega_{3}^{2} \right)^{2} = \left( \sqrt{2} - 1 \right) B_{1}^{2} \omega_{3}^{2}$$

$$\left( \omega_{0}^{2} - \omega_{3}^{2} \right)^{2} = \pm \sqrt{\left( \sqrt{2} - 1 \right)} B_{1} \omega_{3}$$

$$0 = \omega_{3}^{2} \pm \left( \sqrt{2} - 1 \right) B_{1} \omega_{3} - \omega_{0}^{2}$$

$$(3.1-57)$$

We can now use the quadratic formula to find the 3 dB frequencies:

$$\omega_3 = \frac{\mp \sqrt{(\sqrt{2} - 1)} B_1 \pm \sqrt{(\sqrt{2} - 1)} B_1^2 + 4\omega_0^2}{2}$$
 (3.1-58)

Substituting in the values of  $B_1$  and  $\omega_0$  we get:

 $\omega_3 = 111306.53$  and 90796.836 radians

$$f_3 = \frac{\omega_3}{2\pi} = 17.715 \text{ KHz and } 14.451 \text{ KHz}$$
 (3.1-59)

This gives us a 3.264 KHz 3 dB bandwidth. The actual measured 3 dB bandwidth of the filter used for CDU breadboard testing is 3.20 KHz.

#### 3.1.4 Filter Results

A plot of the magnitude squared of the BPF is given in Figure 3-3; a plot of the phase response is given in Figure 3-4.

#### 3.2 THE AGC AMPLIFIER

The AGC amplifier consists of an R-2R ladder network, connected to a current to voltage converter amplifier (I/V amp) to form a digital-to-analog converter (DAC), and a dual gain amplifier stage to provide the needed gain as a function of the lock status. The simplified circuit is shown in Figures 3-5 and 3-6.

#### 3.2.1 The R-2R Ladder Network

The AGC loop outputs a digital control word, which controls the switches in the resistance ladder. These switches control the amount of current that goes to the I/V amp, thus controlling the gain of the first stage.

Since the input to the I/V amp is at virtual ground, no matter which position the switches are in, the input impedance seen by the input signal to the CDU is constant. Using simple circuit theory we see that  $Z_{\rm in}$ , the CDU input impedance, is:




Figure 3-3. BPF Magnitude




Figure 3-4. BPF Phase




Figure 3-5. Resistor Ladder




Figure 3-6. Amplifier

$$Z_{in} = (\dots (R_c | R_c + R_b) | |R_a + R_b + R_b | |R_a + R_b + R_b | |R_a + R_b + R$$

Now,  $R_a$ , is equal to 20 k ohms plus the resistance of the switch, which could be as high as 1 k ohm. However, the switch resistance is just 5% of the 20 k ohms, so we can ignore it. Thus we have:

$$R_a = 20 \text{ k}$$
 (3.2-2)

$$R_b = 10 \text{ k}$$
 (3.2-3)

$$R_c = 20 \text{ k}$$
 (3.2-4)

Substituting in these values, we quickly see that:

$$Z_{in} = 10 \text{ k}$$
 (3.2-5)

Also notice that at any node along the ladder where there is a switch on the resistor that the impedance looking into the op amp is 10 k, which is equal to  $R_{\rm b}$ .

Moving on, we wish to calculate the currents  $I_1$  through  $I_{10}$ . Since the impedance at any node,  $N_1$  through  $N_{10}$ , is  $R_b$ , we see that the voltage at node j,  $V_j$ , is just:

$$v_{j} = \frac{R_{b}}{R_{b} + R_{b}} v_{j-1}$$

$$V_{j} = \frac{V_{j-1}}{2}$$
 (3.2-6)

This is for j equal to 2 through 10. For j equal to 1 we have:

$$V_1 = V_{in} \tag{3.2-7}$$

Thus, we can see that:

$$V_{j} = \frac{V_{in}}{2^{j-1}}$$
 ,  $j = 1$  through 10 (3.2-8)

Then, the current through any branch is

$$I_{j} = \frac{V_{in}}{2^{j-1}} \frac{1}{R_{a}}$$

$$= \frac{10^{-4}}{2^{j}} V_{in}$$

$$I_{j} = \frac{10^{-4}}{1024} 2^{10-j} V_{jn}$$
(3.2-9)

# 3.2.2 The DAC

We now connect the output of the ladder to the op amp. Given the fact that the j=10 branch is always connected (no switch), we see that:

$$0 = \frac{V'}{Z_f} + V_{in} \left( \frac{10^{-4}}{1024} + \sum_{j=1}^{9} \frac{10^{-4}}{1024} A_j 2^{10-j} \right)$$

$$\frac{V'}{Z_f} = \frac{-10^{-4}}{1024} V_{in} \left( 1 + \sum_{j=1}^{9} A_j 2^{10-j} \right)$$

$$\frac{V'}{V_{in}} = -Z_f \frac{10^{-4}}{1024} \left( 1 + \sum_{j=1}^{9} A_j 2^{10-j} \right)$$
(3.2-10)

where  $Z_f$  is the feedback impedance of the op amp, V' is the output voltage of the op amp, and  $A_j$  is 1 if switch j is on and 0 if switch j is off.

We see that  $Z_f$  is:

$$Z_{f} = \frac{\frac{1}{C_{1}}}{s + \frac{1}{C_{1}R_{1}}}$$
 (3.2-11)

Given the following:

$$R_1 = 196 \text{ k}$$
 (3.2-12)

$$G_1 = 100 \text{ pF}$$
 (3.2-13)

Thus:

$$Z_{f} = \frac{10^{10}}{s + (1.95 \times 10^{-5})^{-1}}$$
 (3.2-14)

We are interested in frequencies around 16 kHz. So:

$$|z_{f}| = \frac{10^{10}}{\left((2 \times 3.14159 \times 16 \times 10^{3})^{2} + (1.96 \times 10^{-5})^{-2}\right)^{1/2}}$$

$$|z_{f}| = 88.7 \text{ k}$$
(3.2-15)

Thus:

$$\frac{v'}{v_{in}} = -\frac{8.87}{1024} \left(1 + \sum_{j=1}^{9} A_{j} 2^{10-j}\right)$$
 (3.2-16)

### 3.2.3 The Dual Gain Amplifier

The input resistor to the second stage amplifier is controlled by the lock status of the CDU. If the CDU is out-of-lock, the value is 3.09 k; if the status is in-lock, the value is 12.1 k. Since we are dealing with smaller resistors, we must include the resistance of the switch; thus, the values are 4.09 k and 13.1 k, respectively.

Designating the input resistance as R, we see that the gain of the amplifier is:

$$\frac{v_0}{v'} = \frac{\frac{1}{c_2}}{s + \frac{1}{c_2 R_4}} \frac{1}{R}$$
 (3.2-17)

The values for R4 and C2 are:

$$R_4 = 69.1 \text{ k}$$
 (3.2-18)

$$C_2 = 100 \text{ pF}$$
 (3.2-19)

For the 16 kHz range of frequencies, we get the following:

$$\left| \frac{V_{0}}{V_{1}} \right| = \frac{56.75 \text{ k}}{R}$$
 (3.2-20)

Thus:

$$\left| \frac{\mathbf{v}_{o}}{\mathbf{v}_{in}} \right| = \frac{496.4}{R} \left( 1 + \sum_{j=1}^{9} A_{j} 2^{10-j} \right)$$
 (3.2-21)

We will now examine the two cases.

## 3.2.3.1 Out-of-Lock

When the CDU is out-of-lock, all switches are on and R equals 4.09 k. Thus:

$$\left| \frac{V_{o}}{V_{in}} \right| = 124.17$$
 (3.2-22)

This gain is not realized over the entire signal range due to amplifier and ADC saturation. Measured values give the following results:

For 20 mV<sub>rms</sub> input, gain is 129

For 50 mV<sub>rms</sub> input, gain is 106.4

For 300 mV<sub>rms</sub> input, gain is 19.2

### 3.2.3.2 In-Lock

When the CDU is in-lock, the value of R is 13.1 k. So:

$$\left|\frac{\mathbf{v}_{o}}{\mathbf{v}_{in}}\right| = 3.79 \times 10^{-2} \left(1 + \sum_{j=1}^{9} \mathbf{A}_{j} \ 2^{10-j}\right)$$
 (3.2-23)

The gain then ranges from 3.79 x  $10^{-2}$  to 38.76, a 30.1 dB voltage dynamic range.

# 3.3 REFERENCES

- 3-1 Newton, Gould, and Kaiser, <u>Analytical Design of Linear Feedback Controls</u>, Appendix E, Wiley, 1957.
- 3-2 Albrecht, V. R., <u>Design Requirement NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.

### SECTION 4

#### THE SUBCARRIER TRACKING LOOP

The CDU tracks the subcarrier by using coherent sampling to demodulate the subcarrier and a second order suppressed-carrier data-aided loop for tracking. The loop uses data rate dependent scaling to maintain a constant phase jitter for all data rates.

This section provides the details of the design, analysis, and implementation of the subcarrier tracking.

### 4.1 SUBCARRIER LOOP MODEL

As will be described in subsection 4.2.1, the input signal to the subcarrier loop may be considered at baseband. This baseband signal is just the phase of the subcarrier at the instant of the error sample. Thus, the subcarrier loop block diagram is just a phase diagram and is shown in Figure 4-1.

### The various blocks of Figure 4-1 are:

(1) Sample-and-Hold/ADC - The sample-and-hold is triggered by the output of the digitally controlled oscillator (DCO). The subcarrier loop is trying to sample at the zero crossing of the input sinusoid. If the error in detecting the zero crossing is φ and the peak amplitude of the input is A(r) (which is determined by the AGC loop), the data modulation is




Figure 4-1. Subcarrier Loop Block Diagram

then the output of the sample-and-hold which is  $A(r)d(t)\sin(\phi)$ . The ADC (analog-to-digital converter) converts this output into an eight bit (seven bits magnitude, one bit sign) two's complement byte. The saturation voltage of the ADC is  $\pm 5$  volts; thus, the output of the ADC is:

### 127/5 A(r) d(t) sin (\phi)

- (2) N sample Accumulate-and-Dump This is also known as the error accumulator (EACC). N is the data rate dependent number of samples which is equal to the number of samples per bit; thus, the output of the EACC is the sum over one bit period.
- (3) d(nTs) This is the data estimate for the bit time that was just accumulated in DACC. The data-aided loop uses the data estimate to remove the data modulation and to improve the tracking performance (hence the name "data-aided").
- (4) Scaling To keep the loop dynamics the same for all data rates, the output of the error accumulator is scaled by a data rate dependent constant.
- (5) Loop filter This consists of a two branch digital filter, which is described in Appendix 4B.
- (6) Digitally Controlled Oscillator (DCO) This issues the zero crossing sample time command after counting a certain number of clock cycles based on the subcarrier frequency. When a correction count is received from the loop filter, the DCO adjusts its count accordingly to advance or retard the sampling phase.

### 4.2 ANALYSIS

In this section we will look at the subcarrier tracking loop in detail. After discussing coherent sampling, we will find the z-transform of the loop and derive the loop properties.

## 4.2.1 Coherent Sampling Demodulation

The signal input to the sample-and-hold is (ignoring the noise):

$$x(t) = A(r) d(t) \sin (\omega t + \theta) \qquad (4.2-1)$$

The sampling period is equal to the nominal sampling period (the reciprocal of the sampling rate) minus the DCO adjustment. Thus:

$$T_k = T_s - a_{k-1}$$
 (4.2-2)

where

T<sub>k</sub> = kth sampling period

 $T_s = nominal sampling period$ 

 $a_{k-1} = (k-1)$ th DCO adjustment

The sampling instant,  $t_k$ , is just the sum of the sampling periods, or:

$$t_{k} = \sum_{i=1}^{k} T_{i}$$
 (4.2-3)

$$= \sum_{i=1}^{k} (T_s - a_{i-1})$$

$$t_k = kT_s - \sum_{i=0}^{k-1} a_i$$
 (4.2-4)

So, at tk,

$$x(t_k) = A(r) d(t_k) sin (\omega t_k + \theta_k)$$

$$x(t_k) = A(r) d(t_k) sin \left( \omega kT_s + \theta_k - \sum_{i=0}^{k-1} \omega a_i \right)$$
 (4.2-5)

Now, if we choose  $T_s$  such that

$$\omega T_{S} = 2n\pi \tag{4.2-6}$$

we then have:

$$x(t_k) = A(r) d(t_k) sin \left(2nk\pi + \theta_k - \sum_{i=0}^{k-1} \omega a_i\right)$$

$$x(t_k) = A(r) d(t_k) \sin \left(\theta_k - \sum_{i=0}^{k-1} \omega a_i\right)$$
 (4.2-7)

Thus, we just have the sine of the phase error at time  $t_k$  [4-4]. In other words:

$$\phi_{\mathbf{k}} = \theta_{\mathbf{k}} - \sum_{i=0}^{\mathbf{k}-1} \omega \mathbf{a}_{i}$$
 (4.2-8)

This  $\varphi_{\mathbf{k}}$  is just the zero crossing error we discussed in Section 4.1.

For the CDU, the subcarrier frequency is 16 kHz and the sampling rate is 8 kHz. Thus:

$$T_s = \frac{1}{8 \times 10^3} \text{ sec.}$$
 (4.2-9)

$$\omega T_{s} = \frac{2\pi \times 16 \times 10^{3}}{8 \times 10^{3}}$$

$$\omega T_{S} = 4\pi \qquad (4.2-10)$$

Since we are sampling in 4m increments, the subcarrier phase component drops out; thus our sampling scheme demodulates the subcarrier and provides a baseband signal.

Before we leave the demodulation section, one final question must be asked: "Is the sampling bandwidth wide enough?"

To avoid aliasing, the bandwidth of the data modulation should be less than or equal to one-half the sampling rate, or 4 kHz. The worst case condition occurs at the highest data rate, which is 500 bps. From [4-7] we know that the normalized spectrum of the baseband NRZ signal is

$$S(f) = \frac{\sin^2 (\pi f T_b)}{(\pi f T_b)^2}$$
 (4.2-11)

Thus, in the range of 4 kHz (say 3.9 kHz) and at 500 bps, we have

$$S(f) = \frac{\sin^2 (\pi (3900)(1/500))}{(\pi (3900)(1/500))^2}$$

$$S(f) = 5.75 \times 10^{-4}$$
 (4.2-12)

$$S(f) = -32.4 dB$$

The signal is 32.4 dB below its peak, so, we can safely sample at the 8 kHz rate, since the signal is well contained in the 4 kHz bandwidth.

### 4.2.2 Derivation of the Closed Loop Transfer Function

To find the closed loop transfer function we must first generate the z-transform of our system. To do this, we must make two assumptions to facilitate the analysis.

## 4.2.2.1 Assumptions

The first assumption is that the error in finding the zero crossing,  $\phi$ , is small enough that we may say:

$$\sin (\phi) \approx \phi$$
 (4.2-13)

The second assumption is that the N sample accumulate-and-dump can be replaced by a gain of N, and a reduction in the system's clock rate of N (i.e., the system's clock rate was N times per bit; it is now once per bit). This assumption is discussed further in Appendix 4A.

## 4.2.2.2 Z-Transform

Making use of these assumptions, we get the following tracking loop block diagram.




Figure 4-2. Simplified Block Diagram

where:

$$K_D$$
 = Detector gain (sample-and-hold/ADC)  
= 127/5 A(r) d(t) (4.2-14)

 $K_A$  = number of samples per bit

$$= N(r)$$
 (4.2-15)

$$K_S$$
 = Loop scaling factor  
= ESCL(r) (4.2-16)

F(z) = Loop filter transfer function (derived in Appendix 4B)

D(z) = DCO transfer function (derived in Appendix 4C)

$$D(z) = \frac{2\pi}{64} \frac{1}{z-1}$$
 (4.2-17)

If we open the loop, we can find the open loop transfer function

G(z):

$$G(z) = \frac{\hat{\theta}(z)}{\theta(z)} \quad \text{open}$$

$$= K_D K_A K_S \hat{d} F(z) D(z)$$

$$= K_D K_A K_S \frac{2\pi}{64} \frac{F(z)}{z-1}$$

$$G(z) = K \frac{F(z)}{z-1} \qquad (4.2-18)$$

where:

$$K = K_{D} K_{A} K_{S} \hat{d} \frac{2\pi}{64}$$

$$= \frac{127}{5} A(r) d(t) \hat{d} N(r) ESCL(r) \frac{2\pi}{64}$$

$$K = 0.79375 \pi A(r) N(r) ESCL(r) d(t) \hat{d} \qquad (4.2-19)$$

The product  $d(t)\hat{d}$  may be replaced by its statistical average [4-3]. Thus:

$$E\{d(t)\hat{d}\} = (+1) P_r (d(t) = \hat{d}) + (-1) P_r (d(t) \neq \hat{d})$$

$$= (1 - P_e) - P_e$$
(4.2-20)

$$E\{d\hat{d}\} = 1 - 2 P_e$$
 (4.2-21)

where

$$P_e = 0.5 \text{ erfc } (\sqrt{R_s})$$
 (4.2-22)

$$R_{s} = ST_{b}/N_{o} \qquad (4.2-23)$$

and

$$\operatorname{erfc}(\mathbf{x}) = \frac{2}{\sqrt{\pi}} \int_{\mathbf{x}}^{\infty} \exp(-t^2) dt \qquad (4.2-24)$$

$$erf(x) = 1 - erfc(x) \qquad (4.2-25)$$

Thus:

$$\mathbb{E}\{d\hat{d}\} = 1 - \text{erfc } (\sqrt{R_s})$$

$$\mathbb{E}\{d\hat{d}\} = \operatorname{erf}(\sqrt[4]{R_{s}}) \tag{4.2-26}$$

This gives us the following for K:

$$K = 0.79375 \pi A(r) N(r) ESCL(r) erf (\sqrt{R_S})$$
 (4.2-27)

The closed loop transfer function, H(z), is:

$$H(z) = \frac{\widehat{\theta}(z)}{\theta(z)}$$

$$= \frac{G(z)}{1 + G(z)}$$

$$= \frac{\frac{K}{(z-1)}}{1 + \frac{K}{(z-1)}}$$

$$H(z) = \frac{\frac{K}{(z-1)} + K}{(z-1)} + K$$

$$(4.2-28)$$

In Appendix 4B, we find

$$F(z) = \left(ECFO + \frac{ECF1}{z-1}\right) \tag{4B-2}$$

Substituting equation 4B-2 into 4.2-28, we get:

$$H(z) = \frac{K(\frac{\text{ECF0}(z-1) + \text{ECF1}}{z-1})}{(z-1) + K(\frac{\text{ECF0}(z+1) + \text{ECF1}}{z-1})}$$

$$= \frac{K(\text{ECF0}z + (\text{ECF1} - \text{ECF0}))}{(z-1)^2 + K(\text{ECF0}z + (\text{ECF1} - \text{ECF0}))}$$

$$H(z) = \frac{K(\text{ECF0})z + K(\text{ECF1} - \text{ECF0})}{z^2 + z(K(\text{ECF0}) - 2) + (K(\text{ECF1} - \text{ECF0}) + 1)}$$
(4.2-29)

From the closed loop transfer function we can derive the loop bandwidth.

## 4.2.3 Derivation of BL

For a loop whose update time is  $T_{\rm b}$  (the bit time), the one-sided loop bandwidth is:

$$B_{L} = \frac{W_{L}}{2}$$

$$B_{L} = \frac{1}{2} \frac{1}{T_{b}} \frac{1}{|H(1)|^{2}} \frac{1}{j2\pi} \oint_{|z|=1} H(z) H(z^{-1}) \frac{dz}{z}$$
(4.2-30)

Let:

$$I_2 = \frac{1}{j2\pi} \oint_{|z|=1} H(z) H(z^{-1}) \frac{dz}{z}$$
 (4.2-31)

and with the fact:

$$|H(1)| = 1$$
 (4.2-32)

we get:

$$B_{L} = \frac{1}{2T_{b}} I_{2}$$
 (4.2-33)

I2 is calculated in Appendix 4D. Using that result, we get:

$$B_{L} = \frac{1}{2T_{b}} \frac{2 \text{ ECF1} + \text{K (ECF1)}^{2} - 3\text{K (ECF0)(ECF1)} + 2\text{K (ECF0)}^{2}}{(\text{ECF1} - \text{ECF0}) (2\text{K (ECF0)} - \text{K (ECF1)} - 4)}$$
(4.2-34)

### 4.2.4 Derivation of Loop Jitter

The loop signal-to-noise ratio may be defined as [4-3]:

$$\rho = \frac{R_s \operatorname{erf}^2 (\sqrt{R_s})}{B_L T_b}$$
 (4.2-35)

We also know [4-3] that for large  $\rho$  that the phase jitter,  $\sigma_{\varphi}$ , is:

$$\sigma_{\phi}^2 = \frac{1}{\rho} \tag{4.2-36}$$

Thus:

$$\sigma_{\phi} = \sqrt{\frac{B_L T_b}{R_s}} \frac{1}{\text{erf } (\sqrt{R_s})}$$
 (4.2-37)

where on is in radians.

# 4.2.5 Derivation of the Probability of Cycle Slip

The analysis in this section will make heavy use of the results and observations of [4-3] and [4-8].

For large  $\rho$ , [4-3] states that the average rate of cycle slips, S, is:

$$\overline{S} = 2 B_L \sqrt{\frac{\rho \pi}{2}} \exp \left[ -\left(2 - \frac{\pi^2}{8}\right) \rho \right] \qquad (4.2-38)$$

Although this equation is for a first order data-aided loop, [4-3] gives experimental data that the actual rate is within a factor of ten of S.

Thus, for this analysis, we will assume

$$\overline{S} < 20 B_L \sqrt{\frac{\rho \pi}{2}} \exp \left[ -\left(2 - \frac{\pi^2}{8}\right) \rho \right]$$
 (4.2-39)

From [4-8] we know that cycle slips are a Poisson process, with rate S. From [4-9], we know that the probability of k occurrences in time t of a Poisson process with rate  $\lambda$  is:

Prob (k) = 
$$e^{-\lambda t} \frac{(\lambda t)^k}{k!}$$
 (4.2-40)

If we let  $N_b$  be the number of bits in the period of time we are checking, the probability of a cycle slip is:

 $\rho$  (cycle slip) = 1 -  $\rho$  (no cycle slip)

$$\rho \text{ (cycle slip)} = 1 - \exp \left[ -\overline{S} \, N_h \, T_h \right] \tag{4.2-41}$$

### 4.3 DERIVATION OF THE COEFFICIENTS

Now that all the analysis has been done, we are left with three coefficients to solve for: ESCL(r), ECF1, and ECF0. Their solutions follow.

### 4.3.1 ESCL(r)

For the subcarrier loop dynamics to remain constant, the product  $B_{\rm L}T_{\rm b}$  must be independent of the data rate so:

$$B_{L}T_{b} = \frac{1}{2} \frac{2 \text{ ECF1} + \text{K (ECF1)}^{2} - 3\text{K (ECF0)(ECF1)} + 2\text{K (ECF0)}^{2}}{(\text{ECF1} - \text{ECF0}) (2\text{K (ECF0)} - \text{K (ECF1)} - 4)}$$
(4.3-1)

Since ECFO and ECF1 are constant for all data rates, for  $\rm B_L T_b$  to be constant, K must be constant for all data rates.

Recall equation 4.2-27:

$$K = 0.79375 \pi A(r) N(r) ESCL(r) erf (\sqrt{R_s})$$
 (4.2-27)

In Section 5, we will see that

$$A(r) N(r) = \frac{5}{127} A_d(r) N(r)$$

$$A(r) N(r) = \langle DACC \rangle \frac{5}{127}$$
 (4.3-2)

where <DACC> is the expected value of the data accumulator.

Thus:

$$K = \frac{\pi}{32} < DACC > ESCL (r)$$
 (4.3-3)

(We assume erf  $(\sqrt{R_S}) \approx 1$ , which is true at threshold.)

K is a constant that determines ESCL(r) and its choice is left to us, so let us say:

$$K = \frac{\pi}{2} \tag{4.3-4}$$

Then we get:

$$ESCL(r) = \frac{16}{\langle DACC \rangle} \tag{4.3-5}$$

Since <DACC> is calculated in Section 5, we now know ESCL(r).

## 4.3.2 ECF1

As is discussed in Appendix B, the second order branch of the digital filter has a limit placed on it due to the requirements of [4-10]. This limit is that the second order branch may not contribute more than a one-sixteenth of a subcarrier bump per DCO bump.

The DCO issues the sample command in units of sixty-fourths of a subcarrier period. The limit of  $1/16~T_{\rm Sub}$  ( $T_{\rm Sub}$  is the subcarrier period) means that the maximum correction provided by the second order branch is 4, since 1/16 equals 4/64. The worst case is when we are the limiting point and are making the maximum correction. Thus:

$$4 = 2^7 \text{ ECF1}$$
 (4.3-6)

$$ECF1 = 2^{-5} (4.3-7)$$

### 4.3.3 ECF0

Since all other loop parameters have been solved for, ECFO will determine the final characteristics of subcarrier loop.

The variation of the subcarrier compared to the bit time is small. Thus we can say:

$$sT_b \ll 1$$
 (4.3-8)

The mapping between the discrete z-plane and the analog s-plane is

$$z = e^{ST}b \tag{4.3-9}$$

Since equation 4.3-8 is true, we can state:

$$z \approx 1 + sT_b \tag{4.3-10}$$

Substituting equation 4.3-10 into the denominator of equation 4.2-29, we get:

$$\begin{split} \mathbf{H}_{D}(\mathbf{s}) &= (1 + \mathbf{s} \mathbf{T}_{b})^{2} + (1 + \mathbf{s} \mathbf{T}_{b})(\mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) - 2) + [\mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{1} - \mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) + 1] \\ &= 1 + 2 \ \mathbf{T}_{b} \ \mathbf{s} + \mathbf{s}^{2} \ \mathbf{T}_{b}^{2} + \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) - 2 + \mathbf{s} \ \mathbf{T}_{b} \ \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) \\ &- 2 \ \mathbf{T}_{b} \ \mathbf{s} + \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{1}) - \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) + 1 \\ &= \mathbf{s}^{2} \ \mathbf{T}_{b}^{2} + \mathbf{s}(2 \ \mathbf{T}_{b} - 2 \ \mathbf{T}_{b} + \mathbf{T}_{b} \ \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0})) \\ &+ (1 + \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) - 2 + \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{1}) - \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) + 1) \\ &= \mathbf{s}^{2} \ \mathbf{T}_{b}^{2} + \mathbf{s} \ \mathbf{T}_{b} \ \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0}) + \mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{1}) \\ &+ \mathbf{H}_{D}(\mathbf{s}) = \mathbf{T}_{b}^{2} \left[ \mathbf{s}^{2} + \frac{\mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{0})}{\mathbf{T}_{b}} \ \mathbf{s} + \frac{\mathbf{K}(\mathbf{E}\mathbf{G}\mathbf{F}\mathbf{1})}{\mathbf{T}_{b}^{2}} \right] \end{split} \tag{4.3-11}$$

The standard definition of a denominator of the form of equation 4.3-11 is:

$$H_D(s) = s^2 + 2 \omega_n \zeta s + \omega_n^2$$
 (4.3-12)

Thus:

$$\omega_{\mathbf{n}}^{2} = \frac{K(\text{ECF1})}{T_{\mathbf{b}}^{2}} \tag{4.3-13}$$

$$2 \omega_{n} \zeta = \frac{K(ECFO)}{T_{b}}$$
 (4.3-14)

$$\zeta = \frac{\text{ECFO}}{2} \sqrt{\frac{K}{\text{ECF1}}} \tag{4.3-15}$$

From [4-12] we have a target value for  $\zeta$  of 0.76. Since we already know ECF1 and K, we can find ECF0:

ECFO = 2 (0.76) 
$$\frac{\frac{1}{32}}{\frac{\pi}{2}}$$

$$= \frac{1.52}{\sqrt{16\pi}}$$

$$ECF0 = 0.214$$
 (4.3-16)

Since we want to implement ECFO with bit shifts, we choose the closest power of 2 to this value. Thus:

$$ECFO = 2^{-2} (4.3-17)$$

$$\zeta = 0.886$$
 (4.3–18)

$$\omega_{\mathbf{n}} = \frac{0.222}{\mathbf{T}_{\mathbf{b}}} \tag{4.3-19}$$

Thus, we have all the parameters of the loop solved for.

# 4.4 RESULTS

The numeric results of our previous analyses follows.

# 4.4.1 Data Rate Dependent Results

With an assist from Section 5, the values for ESCL(r),  $B_{\rm L},$  and  $\omega_n$  are given in Table 4-1.

Table 4-1. Values for ESCL,  $B_{\rm L},$  and  $\omega_{\rm n}$ 

Data Rate	• •	<dacc></dacc>	ESCL	B <sub>L</sub>	ωn
500	3	2 <sup>10</sup>	2 <sup>-6</sup>	78.3	111
250	4.	2 <sup>10</sup>	2 <sup>-6</sup>	39.2	55.8
125	5	2 <sup>11</sup>	2 <sup>-7</sup>	19.6	27.8
62.5	6	2 <sup>12</sup>	2 <sup>-8</sup>	9.8	13.9
31.25	7	<b>2<sup>12</sup></b>	2-8	4.9	6.95
15.625	8	2 <sup>13</sup>	2 <sup>-9</sup>	2.45	3.48
7.8125	9	2 <sup>14</sup>	2-9	1.23	1.74

## 4.4.2 Phase Jitter

At threshold,  $R_{\rm S}$  is 10.5 dB, or 11.22. Recalling equation 4.2-37, we get:

$$\sigma_{\phi} = \sqrt{\frac{B_{L} T_{b}}{R_{s}}} \frac{1}{\text{erf } (\sqrt{R_{s}})}$$

$$= \sqrt{\frac{0.157}{11.22}} \frac{1}{\text{erf } (3.35)}$$

$$= \frac{0.118}{0.99999} \text{ rad rms}$$
(4.2-37)

$$\sigma_{\dot{\Phi}} = 6.78 \text{ degrees rms}$$
 (4.4-1)

# 4.4.3 Probability of Cycle Slip

For the threshold Rs of 10.5 dB, using equation 4.2-35, we get:

$$\rho = 71.8$$
 (4.4-2)

Given  $\rho$ , we now calculate the probability of a cycle slip in 128.000 bits at threshold from equations 4.2-39 and 4.2-41:

Prob = 1 - 1 = 0

The probability of a cycle slip occurring at threshold is well below the required 1.0 x  $10^{-5}$  [4-10].

At Rs equals 7 dB, we find:

$$\rho = 31.8$$
 (4.4-3)

Prob = 1 - exp 
$$\left(-20 \left(\frac{0.157}{T_b}\right) \sqrt{\frac{31.8\pi}{2}} \exp \left[-(2 - \frac{\pi^2}{8}) (31.8)\right] (128000) T_b\right)$$

$$= 7.42 \times 10^{-5}$$

Thus, at 7 dB, the probability of a cycle slip is  $7.42 \times 10^{-5}$ .

Note that these results are based on an assumed formula for S which is only known to be true for the first order DAL.

## 4.4.4 Doppler Rate Induced Phase Error

The digital filter that we are using is a perfect integrator. Thus, the input to the loop is

$$\theta(t) = \frac{1}{2} R t^2 + \omega_D t + \theta_Q$$
 (4.4-4)

where R is the Doppler rate and  $\omega_D$  is the Doppler offset. The steady state phase error is [4-13]:

$$\theta_{ss} = \frac{R}{\omega_{p}^{2}} \tag{4.4-5}$$

where  $\omega_n^2$  is defined by equation 4.3-19.

From [4-10] we can state that

$$R = (9.765 \times 10^{-3}) \frac{2 \pi \times 16 \times 10^{3}}{2^{2(r-3)}}$$
 (4.4-6)

Using the definition of Tb:

$$T_{b} = \frac{2^{r-1}}{2000} \tag{4.4-7}$$

we get: The second we can be a control of the second control of the second we were second to the second with t

$$R = (9.765 \times 10^{-3}) \frac{\pi \times 32 \times 10^{3}}{(2000 \text{ T}_{b})^{2} 2^{-4}}$$

$$R = (1.2499 \times 10^{-3}) \frac{\pi}{T_b^2}$$
 (4.4-8)

Recalling equation 4.3-19:

$$\omega_{n} = \frac{0.222}{T_{h}}$$
 (4.3-19)

we can now get:

$$\theta_{ss} = \frac{(1.2499 \times 10^{-3}) \frac{\pi}{T_b^2}}{\left(\frac{0.222}{T_b}\right)^2}$$

$$\theta_{SS} = 0.0797 \text{ rad}$$
 (4.4-9)

$$\theta_{ss} = 4.57 \text{ degrees}$$
 (4.4-10)

Thus, in the presence of the maximum Doppler rate, the steady state phase error is only 4.57 degrees.

### 4.5 REFERENCES

Gill, Gurnam S., and Gupta, Someshwar C., "On Higher Order Discrete Phase-Locked Loops," <u>IEEE Transactions on Aerospace and Electronic Systems</u>, Vol. AES-8, No. 5, September 1972.

- Weinberg, Aaron, and Liu, Bede, "Discrete Time Analysis of Nonuniform Sampling First- and Second-Order Digital Phase Locked Loops," <u>IEEE Transactions On Communications</u>, Vol. COM-22, No. 2, February 1974.
- Simon, M., and Springett, J.C., <u>The Theory, Design, and Operation of the Suppressed Carrier Data-aided Tracking Receiver</u>, JPL Technical Report 32-1583, June 15, 1973.
- 4-4 Chie, Chak-Ming, Analysis of Digital Phased-Locked Loops, PhD Dissertation, University of Southern California, January 1977.
- Jury, E.I., Theory and Application of the Z-Transform Method, John Wiley and Sons, Inc., New York, 1964.
- Lindsey, W.C., and Simon, M.K., <u>Telecommunications Systems</u>
  <u>Engineering</u>, Prentice-Hall, Englewood Cliffs, New Jersey, 1973.
- Yuen, Joseph H., <u>Deep Space Telecommunications Systems Engineering</u>, Chapter 2, NASA, July 1982.
- 4-8 Lindsey, W.C., <u>Synchronization Systems in Communications and Control</u>, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1972.
- 4-9 Feller, William, An Introduction to Probability Theory and Its Applications, Volume I, Third Edition, John Wiley and Sons, New York, 1950.
- 4-10 Albrecht, V.R., <u>Design Requirement NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.
- 4-11 NASA Standard Command Detector Unit Engineering Report, Motorola, February 1977.
- 4-12 Tausworthe, Robert C., <u>Theory and Practical Design of Phase-Locked</u>
  <u>Receivers, Volume I</u>, JPL Technical Report 32-819, February 15, 1966.
- 4-13 Viterbi, Andrew J., <u>Principles of Coherent Communications</u>, McGraw-Hill, New York, 1966.
- 4-14 Pierce, John R., and Posner, Edward C., <u>Introduction to</u>
  <u>Communication Science and Systems</u>, Plenum Press, New York, 1980.

# Z-TRANSFORM OF AN ACCUMULATE-AND-DUMP

The accumulate-and-dump can be represented by:

$$y(k) = \sum_{i=0}^{N-1} x(k-i)$$
 (4A-1)

The z-transform is:

4A

$$Y(z) = \sum_{i=0}^{N-1} X(z) z^{-i}$$
 (4A-2)

$$= X(z) \sum_{i=0}^{N-1} (z^{-1})^{i}$$

$$Y(z) = X(z) \frac{z^{-N} - 1}{z^{-1} - 1}$$
 (4A-3)

Thus, the transfer function, A(z), is:

$$A(z) = \frac{z^{-N} - 1}{z^{-1} - 1}$$
 (4A-4)

A(z) is "observed" once every N samples.

Let's look at the frequency domain. Remembering that the sampling rate is  $T_{\rm b}/N$ , where N is the number of samples per bit, we get the following substitution:

$$z = e^{j\omega \frac{T_b}{N}}$$
 (4A-5)

we then find:

$$|A(\omega)| = \begin{vmatrix} \frac{-j\omega N}{\frac{T_b}{N}} & \frac{T_b}{-j\omega \frac{T_b}{N}} - 1 \\ \frac{-j\omega \frac{T_b}{2}}{-j\omega \frac{T_b}{2N}} & \frac{-j\omega \frac{T_b}{2}}{-j\omega \frac{T_b}{2N}} \end{vmatrix}$$

$$= \begin{vmatrix} \frac{-j\omega \frac{T_b}{2}}{2} & \frac{-j\omega \frac{T_b}{2}}{2} & \frac{-j\omega \frac{T_b}{2}}{2N} \\ \frac{-j\omega \frac{T_b}{2N}}{2N} & \frac{-j\omega \frac{T_b}{2N}}{2N} \end{vmatrix}$$

$$|A(\omega)| = \begin{vmatrix} \frac{\sin \left(\omega \frac{T_b}{2}\right)}{\sin \left(\omega \frac{T_b}{2N}\right)} \end{vmatrix}$$

$$(4A-6)$$

Now, let us find the transfer function of an integrate-and-dump filter. Notice:

$$\int_{0}^{T_{b}} = \int_{-\infty}^{T_{b}} - \int_{-\infty}^{0}$$
 (4A-7)

So, since we know the transfer function of an integrator integrating from negative infinity to a time t, [4-14], we have:

$$H(\omega) = \frac{1}{T_b} \begin{bmatrix} -j\omega & T_b \\ \frac{e}{j\omega} & -\frac{1}{j\omega} \end{bmatrix}$$

$$= \frac{1}{T_b} e^{-j\frac{\omega}{2}T_b} \begin{pmatrix} -j\frac{\omega}{2}T_b & \frac{j\omega T_b}{2} \\ \frac{e}{j\omega} & \frac{j\omega T_b}{j\omega} \end{pmatrix}$$
(4A-8)

$$H(\omega) = e^{-j\frac{\omega}{2}T_b} \frac{\sin\frac{\omega T_b}{2}}{\frac{\omega T_b}{2}}$$
(4A-9)

The factor of  $1/T_{\rm b}$  is to normalize the output. Thus, the magnitude is:

$$|H(\omega)| = \begin{vmatrix} \frac{\sin \frac{\omega T_b}{2}}{\frac{\omega T_b}{2}} \end{vmatrix}$$
 (4A-10)

If we scale  $|A(\omega)|$  by 1/N (to give it unity value at its maximum) and compare the frequency responses, we can see that the two transfer functions are almost identical for the range of values that we are interested in (see Figures 4A-1 and 4A-2). Thus, we can say that the accumulate-and-dump behaves like an integrate-and-dump, with a gain of N. And since A(z) is only "observed" once every N samples, it reduces the system clock rate by a factor of 1/N. Thus we can state:

The accumulate-and-dump can be replaced by a DC gain of N and sampling rate is reduced by a factor of N.




Figure 4A-1. Frequency Response - Accumulate-and-Dump




Figure 4A-2. Frequency Response - Integrate-and-Dump

### Z-TRANSFORM OF THE DIGITAL FILTER

4B

The block diagram of the digital filter is shown in Figure 4B-1.




Figure 4B-1. Digital Filter Block Diagram

The largest bump that the DCO may make is one-eighth of a subcarrier period. Of this, a maximum of one-sixteenth may be caused by the second order branch. Thus one-half of the maximum correction may come from the second order branch. This translates into limiting the range of the integrator to the range -128 to 128. That is why the clipper is placed in the second order branch.

The z-transform of the filter is:

$$Y(z) = ECFO X(z) + z^{-1} ECF1 \frac{X(z)}{1 - z^{-1}}$$
 (4B-1)

$$F(z) = \frac{Y(z)}{X(z)}$$

$$F(z) = \left(ECFO + \frac{ECF1}{z - 1}\right)$$
(4B-2)

# 4C. Z-TRANSFORM OF THE DIGITALLY CONTROLLED OSCILLATOR

To obtain the z-transform of the DCO, we must first discuss some Digital Phase Locked Loop (DPLL) theory, specifically nonuniform sampled DPLL's. Most of the following comes from references [4-1] and [4-2].

The DCO's job is to convert the output of the digital filter into a phase bump that is an integer number of 64ths of a subcarrier cycle. The DCO does this by a adjusting the sampling time to sample at the zero crossing of the subcarrier. This adjustment leads to nonuniform time periods between samples. Observe Figure 4C-1:




Figure 4C-1. Time Periods Between Samples

The t(i) are the sampling times; T(i) are the time periods between successive samples. Obviously, from Figure 4C-1:

$$T(j) = t(j) - t(j-1)$$
 (4C-1)

$$t(j) = \sum_{i=1}^{j} T(i)$$
 (4C-2)

The DCO issue the sample command at time t(j); thus, the phase of the output from the sampler is

$$\beta(j) = \omega_0 t(j) + \theta_0(t(j))$$
  
$$\beta(j) = \omega_0 t(j) + \theta_0(j)$$
 (4C-3)

where  $\omega_0$  is the subcarrier frequency and  $\theta_0(j)$  is the estimate of the modulated data.

The DCO's output pulse (sampling command) is a measure of its phase; the DCO issues the pulse once per cycle, or, once per  $2\pi$  radians. The DCO's phase is also, by definition, the output phase of the sampler. So, after j pulses, we have:

$$\beta(j) = 2\pi j \tag{4C-4}$$

By definition, the natural period of the DCO, T, is:

$$T = \frac{2\pi}{\omega_0} \tag{4C-5}$$

The sampling period, T(j), is equal to the natural period, T, minus correction term. This correction term is the previous output of the loop filter, f(j-1). So:

$$T(j) = T - f(j-1)$$
 (4C-6)

Rewriting equation 4C-3:

$$\theta_{o}(j) = \beta(j) - \omega_{o} t(j) \tag{4C-7}$$

Combining equations 4C-3 through 4C-6:

$$\theta_{o}(j) = 2\pi j - \omega_{o} \sum_{i=0}^{j} T(i)$$

$$= 2\pi j - \omega_{o} \sum_{i=1}^{j} (T - f(i-1))$$

$$= 2\pi j - \omega_{o} Tj + \omega_{o} \sum_{i=0}^{j} f(i-1)$$

$$= 2\pi j - 2\pi j + \omega_{o} \sum_{i=1}^{j} f(i-1)$$

$$\theta_{o}(j) = \omega_{o} \sum_{i=1}^{j} f(i-1)$$

$$(4C-8)$$

Then:

$$\theta_{o}(j+1) = \omega_{o} \sum_{i=1}^{j+1} f(i-1)$$

$$= \omega_{o} f(j) + \omega_{o} \sum_{i=1}^{j} f(i-1)$$
(4C-9)

So:

$$\theta_0(j+1) - \theta_0(j) = \omega_0 f(j) \tag{4C-10}$$

Taking the z-transform:

$$z \theta_{0}(z) - \theta_{0}(z) = \omega_{0} F(z)$$

$$\theta_{0}(z) (z-1) = \omega_{0} F(z)$$

$$\frac{\theta_{0}(z)}{F(z)} = \frac{\omega_{0}}{z-1}$$
(4C-11)

One step remains. The output of the DCO must be scaled so that it is in steps of one sixty-fourth of a cycle. So, we must scale f(j) so it is in these units as well. This means we want

$$f'(j) = \frac{2\pi}{64} f(j)$$
 (4C-12)

From equation 4C-5, we know

$$2\pi = \omega_0 T$$

So:

$$f'(j) = \frac{\omega_0^T}{64} f(j)$$
 (4C-13)

Thus:

$$\theta_{o}(j+1) - \theta_{o}(j) = \frac{\omega_{o}^{T}}{64} f(j) \qquad (4C-14)$$

$$\theta_{o}(z) (z-1) = \frac{\omega_{o}^{T}}{64} F(z)$$
 (4C-15)

$$D(z) = \frac{\theta_0(z)}{F(z)} = \frac{\omega_0 T}{64} \frac{1}{(z-1)}$$
 (4C-16)

$$D(z) = \frac{2\pi}{64} \frac{1}{z-1}$$
 (4C-17)

# 4.D CALCULATION OF I2

From [4-5] we know that if we have

$$H(z) = \frac{b_0 z^2 + b_1 z + b_2}{a_0 z^2 + a_1 z + a_2}$$
 (4D-1)

we can then find I2:

$$I_2 = \frac{1}{j2\pi} \oint_{|z|=1} H(z) H(z^{-1}) \frac{dz}{z}$$
 (4D-2)

$$I_{2} = \frac{B_{0} a_{0} e_{1} - B_{1} a_{0} a_{1} + B_{2} (a_{1}^{2} - a_{2} e_{1})}{a_{0} [(a_{0}^{2} - a_{2}^{2}) e_{1} - a_{1}^{2} (a_{0} - a_{2})]}$$
(4D-3)

where

$$B_0 = b_0^2 + b_1^2 + b_2^2 (4D-4)$$

$$B_1 = 2 (b_0 b_1 + b_1 b_2)$$
 (4D-5)

$$B_2 = 2 b_0 b_2$$
 (4D-6)

$$e_1 = a_0 + a_2$$
 (4D-7)

Equation 4.2-29 gives us H(z) (for ease of notation, we replace ECF1 by  $E_1$ , and ECF0 by  $E_0$ ):

$$H(z) = \frac{K E_o z + K (E_1 - E_o)}{z^2 + z (K E_o - 2) + [K (E_1 - E_o) + 1]}$$
 (4D-8)

This gives us the following:

$$\mathbf{a}_0 = \mathbf{1} \tag{4D-9}$$

$$a_1 = K E_0 - 2$$
 (4D-10)

$$a_2 = K (E_1 - E_0) + 1$$
 (4D-11)

$$b_0 = 0$$
 (4D-12)

$$b_1 = K E_0 \tag{4D-13}$$

$$b_2 = K (E_1 - E_0) \tag{4D-14}$$

$$B_o = K^2 E_o^2 + K^2 (E_1 - E_o)^2$$
 (4D-15)

$$B_1 = 2 K^2 E_0 (E_1 - E_0)$$
 (4D-16)

$$B_2 = 0 \tag{4D-17}$$

$$e_1 = 2 + K (E_1 - E_0)$$
 (4D-18)

Let's define N and D such that

$$I_2 = \frac{N}{D} \tag{4D-19}$$

Then:

$$N = B_0 a_0 e_1 - B_1 a_0 a_1 + B_2 (a_1^2 - a_2 e_1)$$
 (4D-20)

$$D = a_0 [(a_0^2 - a_2^2) e_1 - a_1^2 (a_0 - a_2)]$$
 (4D-21)

First, let's solve for N:

$$N = [K^{2} E_{o}^{2} + K^{2} (E_{1} - E_{o})^{2}] (1) [2 + K (E_{1} - E_{o})]$$

$$- 2 K^{2} E_{o} (E_{1} - E_{o}) (K E_{o} - 2) + 0$$

$$= K^{2} [(2 E_{o}^{2} - 2 E_{o} E_{1} + E_{1}^{2}) (2 + K (E_{1} - E_{o}))$$

$$- (E_{1} - E_{o}) (2 K E_{o}^{2} - 4 E_{o})]$$

$$= K^{2} [4 E_{o}^{2} - 4 E_{o} E_{1} + 2 E_{1}^{2} + (E_{1} - E_{o})]$$

$$\times (2 K E_{o}^{2} - 2 K E_{o} E_{1} + K E_{1}^{2} - 2 K E_{o}^{2} + 4 E_{o})]$$

$$N = K^{2} [4 E_{o}^{2} - 4 E_{o} E_{1} + 2 E_{1}^{2} + (E_{1} - E_{o})]$$

$$x (-2 K E_{o} E_{1} + K E_{1}^{2} + 4 E_{o})]$$

$$= K^{2} [4 E_{o}^{2} - 4 E_{o} E_{1} + 2 E_{1}^{2} - 2 K E_{o} E_{1}^{2} + K E_{1}^{3}]$$

$$+ 4 E_{o} E_{1} + 2 K E_{o}^{2} E_{1} - K E_{o} E_{1}^{2} - 4 E_{o}^{2}]$$

$$= K^{2} [2 E_{1}^{2} - 3 K E_{o} E_{1}^{2} + K E_{1}^{3} + 2 K E_{o}^{2} E_{1}]$$

$$N = K^{2} E_{1} [2 E_{1} - 3 K E_{o} E_{1} + K E_{1}^{2} + 2 K E_{o}^{2}]$$

$$(4D-22)$$

Now, we solve for D:

$$D = (1) [1 - (K (E_1 - E_0) + 1)^2] (2 + K (E_1 - E_0))$$

$$- (K E_0 - 2)^2 (1 - (K (E_1 - E_0) + 1))$$

$$= (2 + K (E_1 - E_0)) (1 - 1 - 2 K (E_1 - E_0) - K^2 (E_1 - E_0)^2)$$

$$- (K E_0 - 2)^2 (- K (E_1 - E_0))$$

$$= K (E_1 - E_0) [(2 + K (E_1 - E_0)) (- 2 - K (E_1 - E_0))$$

$$+ (K E_0 - 2)^2]$$

$$= K (E_1 - E_0) [- ((K E_0 - 2) - K E_1)^2 + (K E_0 - 2)^2]$$

$$D = K (E_1 - E_0) [-(K E_0 - 2)^2 + 2 K E_1 (K E_0 - 2)$$

$$- K^2 E_1^2 + (K E_0 - 2)^2]$$

$$= K (E_1 - E_0) [2 K E_1 (K E_0 - 2) - K^2 E_1^2]$$

$$D = K^2 E_1 (E_1 - E_0) (2 K E_0 - K E_1 - 4)$$
(4D-23)

So, we get:

$$I_{2} = \frac{K^{2} E_{1} [2 E_{1} - 3 K E_{0} E_{1} + K E_{1}^{2} + 2 K E_{0}^{2}]}{K^{2} E_{1} (E_{1} - E_{0}) (2 K E_{0} - K E_{1} - 4)}$$

$$I_{2} = \frac{2 E_{1} - 3 K E_{0} E_{1} + K E_{1}^{2} + 2 K E_{0}^{2}}{(E_{1} - E_{0}) (2 K E_{0} - K E_{1} - 4)}$$
(4D-24)

or

$$I_{2} = \frac{2 \text{ ECF1} - 3 \text{ K (ECF0)(ECF1)} + \text{K (ECF1)}^{2} + 2 \text{ K (ECF0)}^{2}}{(\text{ECF1} - \text{ECF0}) (2 \text{ K (ECF0)} - \text{K (ECF1)} - 4)}$$
(4D-25)

#### SECTION 5

#### THE AUTOMATIC GAIN CONTROL LOOP

The automatic gain control (AGC) loop provides a constant signal level to the ADC. Without the AGC, variations in communication link parameters, such as signal strength (due mainly to modulation index changes and range changes) and receiver components (due mainly to aging and thermal variations), could cause the signal amplitude to vary greatly. The removal of these variations clearly requires a coherent (constant signal power) AGC with a dynamic range in excess of 40 dB.

This section describes the design, analysis, and implementation of the Deep Space CDU's coherent AGC loop. The loop dynamics are constant for all bit rates, due to data rate dependent scaling. Thus, performance is independent of the data rate.

## 5.1 AGC LOOP MODEL

The block diagram of the AGC is shown in Figure 5-1 and the simplified z-transform version block diagram is shown in Figure 5-2. A description of the loop components follows.

### 5.1.1 AGC Loop Components

The various blocks of Figure 5-1 are:

- (1) AGC Amplifier This is the analog component discussed in Section 3.2. The amplifier's gain is determined by the output of the control function.
- (2) Sample-and-Hold/ADC The AGC loop requires data samples to be taken one quarter of a subcarrier cycle after the error sample used by the subcarrier loop. Since the subcarrier tracks the zero crossing, the data sample is on the peak of the subcarrier. So, if the zero crossing error is φ and the peak amplitude of the subcarrier is A, then the output of the sample-and-hold is:

## A sin $(\phi + 90^\circ)$ = A cos $\phi$

The ADC (analog-to-digital converter) outputs an eight bit, two's complement digital byte (i.e., one sign bit, seven data bits). The saturation voltage of the ADC is ±5 volts; the maximum digital output is 127. Thus, the output of the ADC is an integer equal to:

 $(127/5)(A \cos (\phi))$ 




Figure 5-1. AGC Block Diagram

- (3) N sample accumulate-and-dump This is also known as the data accumulator (DACC). N is equal to the number of samples per bit. Thus, the output is the sum over one-bit period.
- (4) Absolute value operator This removes the modulation from the data accumulator.
- (5) Eight-sample accumulate-and-dump This does an accumulation over eight bits to help "smooth" the AGC response.
- (6) Scaling To maintain constant loop dynamics over the range of data rates, a data rate dependent scaling takes place. Once this scaling occurs, the loop is independent of the data rate.
- (7) Reference Value The output of the scaling is compared to a reference value to create an error signal. The loop's function is to drive this error signal to zero.
- (8) Digital Integrator This is the loop's filter. It provides a perfect integration of the error signal. A perfect integrator was chosen since it minimizes the mean-squared step error response.

(9) AGC control function - This function feeds back the integrated error signal to the AGC amplifier. The exponential function was chosen because the loop gain of an exponential loop is constant, causing the small signal response to be independent of the input signal level [5-1].

### 5.1.2 Assumptions

Before we can move on to the simplified model, we must discuss two assumptions that are made to facilitate the analysis. The first assumption is used throughout this report, namely that an N-sample accumulate-and-dump operator is equivalent to a reduction in the clock rate by a factor of N and a signal gain of N. This result was discussed in Appendix 4A.

The second assumption concerns the limiting effects of the AGC control feedback leg. The limiting effects occur when the AGC amplifier is driven to saturation, an event that occurs when the CDU is out-of-lock or when the AGC is requiring maximum gain. The AGC is designed to not require the latter condition, so we can disregard it. There will be some limiting during acquisition, but the AGC will quickly move away from the maximum gain condition, so the effects of the limiting are minor. Thus, we shall neglect the saturation effects.

# 5.1.3 Simplified AGC Model




Figure 5-2. Simplified AGC Model

### The various components are:

- (1) x(n) The sampled signal plus noise. For analysis sake, we assume the sampling has taken place outside the AGC loop, but not the analog to digital conversion.
- (2) AGC amplifier This is modelled as an attenuator or divider.
- (3)  $K_{agc}$  This is all the gains experienced in the loop.  $K_{agc}$  is equal to:

$$K_{agc} = K_{adc} \times K_{N} \times K_{8} \times K_{S}$$

where

$$K_{adc} = ADC gain$$

$$= \frac{127}{5}$$

$$K_N = 2^{r+1}$$

 $K_8 = 8$  sample accumulate-and-dump gain

= 8

Ks = ASCL, the data rate dependent scale factor

Thus

$$K_{agc} = \left(\frac{127}{5}\right)\left(2^{r+4}\right)$$
(ASCL)

- (4) y(n) This is the scaled output of the AGC accumulators.
- (5)  $z^{-1}$  This is the delay caused by the accumulators. Since we are summing over 8 bits, the delay is equal to eight bit times.
- (6) e(n) This is the error signal.
- (7) Rage This is reference value; it is equal to 128.
- (8) a(n) This is the control word that goes to the AGC amplifier to control the gain.

## 5.2 ANALYSIS

Now that we have the model of the AGC, we can begin the analysis. We will begin with a large signal analysis, move on to a small signal analysis and finish up with a z-transform analysis (the final analysis depends on the small signal results).

### 5.2.1 Large Scale Analysis

We start by referring to Figure 5-2 to get the relationships between x(n), y(n), e(n), d(n), and a(n). From Figure 5-2 we see that:

$$y(n) = K_{agc} \frac{x(n)}{a(n-1)}$$
 (5.2-1)

$$e(n) = y(n) - R_{agc}$$
 (5.2-2)

$$d(n) = d(n-1) + e(n)$$
 (5.2-3)

$$a(n) = \exp \left[\alpha \cdot d(n)\right] \tag{5.2-4}$$

Our goal in this section is to find y(n) in terms of x(n),  $R_{agc}$ , and  $K_{agc}$  [5-1].

First, a few standard manipulations

$$d(n) = \frac{\ln[a(n)]}{\alpha}$$
 (5.2-5)

$$d(n-1) = \frac{\ln[a(n-1)]}{\alpha}$$
 (5.2-6)

$$a(n-1) = K_{agc} \frac{x(n)}{y(n)}$$
 (5.2-7)

$$a(n) = K_{agc} \frac{x(n+1)}{y(n+1)}$$
 (5.2-8)

Substituting 5.2-2 into 5.2-3:

$$d(n) = d(n-1) + y(n) - R_{agc}$$
 (5.2-8A)

Combining 5.2-8 with 5.2-5, and 5.2-6 with 5.2-7, we get:

$$d(n) = \left(\frac{\ln \left[K_{\text{agc } y(n+1)}\right]}{\alpha}\right)$$
 (5.2-9)

$$d(n-1) = \left(\frac{\ln \left[K_{\text{agc }y(n)}\right]}{\alpha}\right)$$
 (5.2-10)

Combining the above two equations with 5.2-8A, we get:

$$\frac{1}{\alpha} \ln \left[ K_{\text{agc y(n+1)}} \frac{x(n+1)}{y(n+1)} \right] = \frac{1}{\alpha} \ln \left[ K_{\text{agc y(n)}} \frac{x(n)}{y(n)} \right] + y(n) - R_{\text{agc}}$$

$$-\ln [y(n+1)] = \ln \left[\frac{x(n)}{y(n)}\right] - \ln [x(n+1)] + \alpha(y(n) - R_{agc})$$

$$y(n+1) = \exp \left[ \ln \left( \frac{x(n+1)}{x(n)} \right) + \ln(y(n)) - \alpha(y(n) - R_{agc}) \right]$$
(5.2-11)

After we derive  $\alpha$  in Section 5.3.2, we will return to use equation 5.2-11 (in Section 5.4.2).

# 5.2.2 Small Signal Analysis

The purpose of this section is to develop a set of equations that describe the loop in the presence of a small perturbation [5-1, 5-2, 5-3]. These equations will be used in section 5.2.3 to derive the loop transfer function.

We begin by assuming that the loop is in the steady state:

$$\mathbf{x}(\mathbf{n}) = \mathbf{\bar{x}} \tag{5.2-12}$$

$$y(n) = \bar{y} = R_{agc}$$
 (5.2-13)

$$a(n) = \overline{a} \tag{5.2-14}$$

$$e(n) = \bar{y} - R_{agc} = 0$$
 (5.2-15)

$$d(n) = \overline{d} \tag{5.2-16}$$

We now perturb the system by x(n) (and assume that the perturbations are small; we also only consider first order terms) and get:

$$\mathbf{x}(\mathbf{n}) = \mathbf{x} + \mathbf{x}(\mathbf{n}) \tag{5.2-17}$$

$$y(n) = \vec{y} + \vec{y}(n) \qquad (5.2-18)$$

$$a(n) = \bar{a} + \tilde{a}(n)$$
 (5.2-19)

Recalling equation 5.2-1 and plugging in the above equations and keeping only the first order terms, we get:

$$y(n) = K_{agc} \frac{x(n)}{a(n-1)}$$

$$R_{agc} + \tilde{y}(n) = K_{agc} \frac{x(n)}{a(n-1)}$$

$$= K_{agc} \frac{\overline{x} + \widetilde{x}(n)}{\overline{a} + \widetilde{a}(n-1)}$$

$$= K_{\text{agc}} \frac{\overline{x}}{\overline{a}} \frac{1 + \overline{x}}{1 + \overline{x}}$$

$$1 + \frac{\overline{a}(n-1)}{\overline{a}}$$

$$\tilde{y}(n) = -R_{agc} + K_{agc} \left(\frac{\tilde{x}}{\tilde{a}}\right) \left[1 + \frac{\tilde{x}(n)}{\tilde{x}} - \frac{\tilde{a}(n-1)}{\tilde{a}}\right]$$

We know that

$$\bar{y} = K_{agc} = R_{agc}$$

which allows us to say:

$$\widetilde{y}(n) = -\frac{\overline{x}}{\overline{a}} K_{agc} + K_{agc} \left(\frac{\overline{x}}{\overline{a}}\right) + K_{agc} \frac{\overline{x}(n)}{\overline{a}} - K_{agc} \frac{\overline{x}}{\overline{a}^2} \widetilde{a}(n-1)$$

$$= K_{agc} \frac{\overline{x}(n)}{\overline{a}} - K_{agc} \frac{\overline{x}}{\overline{a}^2} \widetilde{a}(n-1)$$

$$= K_{agc} \frac{\overline{x}(n)}{\left(K_{agc} \frac{\overline{x}}{R_{agc}}\right)} - K_{agc} \widetilde{a}(n-1) \frac{\overline{x}}{\left(K_{agc} \frac{\overline{x}}{R_{agc}}\right)^2}$$

$$\widetilde{y}(n) = R_{agc} \frac{\overline{x}(n)}{\overline{x}} - \frac{R_{agc}^2}{K_{agc}} \frac{\overline{a}(n-1)}{\overline{x}} \tag{5.2-20}$$

For the error signal, using equation 5.2-15, we get:

$$e(n) = \overline{e} + \widetilde{e}(n) = \overline{y} + \widetilde{y}(n) - R_{agc}$$

$$\overline{e} + \widetilde{e}(n) = \widetilde{y}(n) + \overline{y} - R_{agc}$$

$$\widetilde{e}(n) = \widetilde{y}(n) + (\overline{y} - R_{agc} - \overline{e})$$

$$\widetilde{e}(n) = \widetilde{y}(n) \qquad (5.2-21)$$

For the integrator output, using equations 5.2-15 and 5.2-3, we get:

$$d(n) = d(n-1) + e(n)$$

$$= \overline{d} + \widetilde{d}(n)$$

$$\overline{d} + \widetilde{d}(n) = \overline{d} + \widetilde{d}(n-1) + \widetilde{e}(n) + \overline{e}$$

$$\widetilde{d}(n) = \widetilde{d}(n-1) + \widetilde{e}(n)$$
(5.2-22)

Finally, for the AGC control word, using equation 5.2-4, we get:

$$\bar{a} + \tilde{a}(n) = a(n)$$

$$= \exp \left(\alpha d(n)\right)$$

$$= \exp \left[\alpha \left(\bar{d} + \tilde{d}(n)\right)\right]$$

$$\widetilde{a}(n) = a(n) - \overline{a}$$

$$= \exp \left[\alpha \, \overline{d} + \widetilde{d}(n)\right] - \exp \left(\alpha \, \overline{d}\right)$$

$$= \exp \left(\alpha \, \overline{d}\right) \left[-1 + \exp \left(\alpha \, \widetilde{d}(n)\right)\right]$$

Since  $\tilde{d}(n)$  is small, we can use

$$\exp (a) \approx 1 + \frac{a}{1!} = 1 + a$$

which gives us:

$$\tilde{a}(n) \approx \exp (\alpha \, \bar{d}) \left(-1 + 1 + \alpha \, \tilde{d}(n)\right)$$

$$\tilde{a}(n) = \alpha \tilde{d}(n) \exp (\alpha \bar{d})$$
 (5.2-23)

So, to sum up the results of this section:

$$\tilde{y}(n) = R_{agc} \frac{\tilde{x}(n)}{\tilde{x}} - \frac{R_{agc}^2}{K_{agc}} \frac{\tilde{a}(n-1)}{\tilde{x}}$$
 (5.2-24)

$$\tilde{e}(n) = \tilde{y}(n) \tag{5.2-25}$$

$$\tilde{d}(n) = \tilde{d}(n-1) + \tilde{e}(n)$$
 (5.2-26)

$$\tilde{a}(n) = \alpha \tilde{d}(n) \exp (\alpha \bar{d})$$
 (5.2-27)

### 5.2.3 Z-Transform AGC Analysis

Our goal in this section is to find the small signal z-transform transfer function and obtain the AGC loop's time constant from it.

We start by taking the z-transform of equations 5.2-24 through 5.2-27 and substituting among them to get a single equation in terms of Y(z) and X(z). So:

$$\tilde{Y}(z) = R_{agc} \frac{\tilde{X}(z)}{\bar{x}} - \frac{R_{agc}^2}{K_{agc}} \frac{\tilde{A}(z)}{\bar{x}} z^{-1}$$
 (5.2-28)

$$\tilde{E}(z) = \tilde{Y}(z)$$
 (5.2-29)

$$\widetilde{D}(z) = z^{-1} \widetilde{D}(z) + \widetilde{E}(z)$$
 (5.2-30)

$$\tilde{A}(z) = \alpha \tilde{D}(z) \exp(\alpha \bar{d})$$
 (5.2-31)

$$\widetilde{D}(z) \ (1-z^{-1}) = \widetilde{\Xi}(z)$$

$$= \widetilde{Y}(z)$$

$$\widetilde{D}(z) = \frac{\widetilde{Y}(z)}{(1-z^{-1})}$$

$$\widetilde{A}(z) = \alpha \exp (\alpha \overline{d}) \left(\frac{Y(\widetilde{z})}{1-z^{-1}}\right)$$

$$\exp (\alpha \overline{d}) = \overline{a}$$

$$= \frac{K_{agc}}{R_{agc}} \overline{x} \qquad (from 5.2-13 and 5.2-1)$$

$$\widetilde{A}(z) = \alpha \left(\frac{K_{agc}}{R_{agc}}\right) \overline{x} \left(\frac{\widetilde{Y}(z)}{1-z^{-1}}\right)$$

$$\widetilde{Y}(z) = R_{agc} \frac{\widetilde{X}(z)}{\overline{x}} - \frac{R_{agc}^2}{K_{agc}} \frac{1}{\overline{x}} \alpha \left(\frac{K_{agc}}{R_{agc}}\right) \overline{x} \ z^{-1} \frac{\widetilde{Y}(z)}{1-z^{-1}}$$

$$= R_{agc} \frac{\widetilde{X}(z)}{\overline{x}} - R_{agc} \alpha \frac{\widetilde{Y}(z)}{1-z^{-1}} z^{-1}$$

$$\widetilde{Y}(z) \left(1 + \frac{\alpha R_{agc}}{1-z^{-1}}\right) = R_{agc} \frac{\widetilde{X}(z)}{\overline{x}}$$

$$\widetilde{Y}(z) \left(\frac{1-z^{-1} + \alpha R_{agc}}{1-z^{-1}}\right) = R_{agc} \frac{\widetilde{X}(z)}{\overline{x}}$$

$$\widetilde{Y}(z) \left(\frac{z-(1-\alpha R_{agc})}{z-1}\right) = R_{agc} \frac{\widetilde{X}(z)}{\overline{x}}$$

$$(5.2-32)$$

Since we are interested in the fractional change in the output due to the fractional change in the input, let's define H(z) as:

$$\widetilde{H}(z) = \begin{pmatrix} \frac{\widetilde{Y}(z)}{\overline{y}} \\ \frac{\widetilde{X}(z)}{\overline{x}} \end{pmatrix}$$

$$= \begin{pmatrix} \frac{\widetilde{Y}(z)}{\widetilde{X}(z)} \end{pmatrix} \begin{pmatrix} \frac{\overline{x}}{\overline{y}} \end{pmatrix}$$

$$\widetilde{H}(z) = \begin{pmatrix} \frac{\widetilde{Y}(z)}{\widetilde{X}(z)} \end{pmatrix} \begin{pmatrix} \frac{\overline{x}}{R_{agc}} \end{pmatrix}$$
(5.2-33)

So, combining equations 5.2-32 and 5.2-33, we finally get:

$$\tilde{H}(z) = \frac{z-1}{z-(1-\alpha R_{agc})}$$
 (5.2-34)

Defining:

$$\hat{\mathbf{x}}(\mathbf{n}) = \frac{\tilde{\mathbf{x}}(\mathbf{n})}{\tilde{\mathbf{x}}} \tag{5.2-35}$$

$$\hat{y}(n) = \frac{\tilde{y}(n)}{\tilde{y}}$$
 (5.2-36)

We can now find the time domain representation:

$$\hat{H}(z) = \frac{\hat{Y}(z)}{\hat{X}(z)}$$

$$\hat{Y}(z) \left(z - (1 - \alpha R_{agc})\right) = \hat{X}(z) (z - 1)$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

$$\hat{Y}(z) \left(1 - z^{-1}(1 - \alpha R_{agc})\right) = \hat{X}(z) (1 - z^{-1})$$

Moving on, we now approach the end of the journey; finding a small-signal time constant [5-1]. Apply a step input of  $\hat{x}(n) = b$ , for  $n \ge 0$ . Using equation 5.2-37 and assuming that  $\hat{x}(n)$  and  $\hat{y}(n)$  are zero for n < 0, we get:

$$\hat{y}(n) = b(1 - \alpha R_{agc})^n$$
 (5.2-38)

By definition, the time constant is the time interval that it takes the output to decay by a factor of e from the output value at the beginning of the interval. So:

$$\frac{b(1 - \alpha R_{agc})^n}{b(1 - \alpha R_{agc})^0} = e^{-1}$$

$$n = \frac{-1}{\ln [1 - \alpha R_{agc}]}$$
 (5.2-39)

Equation 5.2-39 is the number of samples; each sample of  $8T_b$  ( $T_b$  = bit time) wide. We also multiply by  $2\pi$  to make the units right. Finally:

$$\tau_{agc} = \frac{-2\pi \ 8 \ T_b}{\ln \ [1 - \alpha \ R_{agc}]}$$
 (5.2-40)

### 5.3 DERIVATION OF THE COEFFICIENTS

In this section we derive the coefficients used by the CDU to implement the AGC loop, ASCL and  $\alpha$ . One driving point in these derivations is to have all scaling factors be powers of 2 so that multiplications can be done by left and right accumulator shifts.

#### 5.3.1 Derivation of $\alpha$

The choice of  $\alpha$  determines the AGC loop bandwidth, since  $R_{agC}$  is already chosen to be 128. We want to set the loop bandwidth as low as possible, while still being able to track out the amplitude variation (due to signal variation and hardware variations) with the smallest time constant. We assume that the time constant is conservatively bounded by [5-3]:

$$\tau_{\rm agc} \approx 30 \text{ seconds}$$
 (5.3-1)

The worst case occurs at the lowest data rate (due to the fact that there is more variation in the time period), which is 7.8125 bps. So, using equation 5.2-40, we get

$$30 = -2\pi \frac{8}{7.8125} \frac{1}{\ln (1 - \alpha 128)}$$

$$\ln (1 - \alpha 128) = \frac{-16\pi}{(30)(7.8125)}$$

 $1 - 128 \alpha = 0.8069722$ 

$$\alpha = \frac{0.193}{128}$$

$$\alpha = 0.001508$$
 (5.3-2)

From appendix 5A, we know that we must select an  $\alpha$  such that equation 5A-7 is satisfied and  $\alpha'$  is a power of 2. So:

$$\alpha' = \frac{64}{\ln(2)} \alpha \tag{5A-7}$$

= 0.13924

$$= 2^{-2.84}$$

$$\alpha = 2^{-3} = \frac{1}{8}$$
 (5.3-3)

Now, going backwards, we get:

$$\alpha = \frac{\ln(2)}{64} \alpha'$$

$$\alpha = 0.0013538 \tag{5.3-4}$$

Using equation 5.2-40, we get:

$$\tau_{agc} = 33.8 \text{ seconds}$$
 (5.3-5)

Thus, the minimum time constant at the lowest data rate is 33.8 seconds. A table of the time constants and the associated cutoff frequency,  $f_{agc}$ , which is equal to  $1/\tau_{agc}$  is located in Section 5.4.1.

### 5.3.2 Derivation of ASCL

There are two steps involved in generating the scaling number ASCL. First, we must generate the limit required on the amplitude of the signal. There are two limits to consider: saturating the ADC and overflowing the data accumulator (DACC). With these limits in hand, we then can calculate the scaling factor ASCL.

## 5.3.2.1 Limit Due to the ADC Saturation

We define the input signal as:

$$X_i = A(r) d(t) cos (\omega t + \phi) + n(t)$$
 (5.3-6)

where

Thus:

 $X_i$  = the signal out of the AGC amplifier, sampled at time i

A(r) = the data rate dependent peak amplitude

r = data rate index; ranges from 3 to 9

 $d(t) = the data modulation (\pm 1)$ 

 $\omega$  = subcarrier frequency

 $\phi$  = phase error

n(t) = band limited, white gaussian noise

We set the probability of saturating the ADC to be less than 0.1.

Prob 
$$\left(\left|X_{i}\right| > V_{S}\right) < 0.1$$
 (5.3-7)

where  $V_S$  is the ADC saturation voltage, which is  $\pm 5$  volts. Since we have white gaussian noise, the probability density function for X (note we are dropping the subscript i from  $X_1$ ) is:

$$f_{x}(x) = \frac{1}{\sqrt{2\pi \sigma^{2}}} e^{-(x-\mu)^{2}/2\sigma^{2}}$$
 (5.3-8)

where

 $\mu = \pm A(r)$ 

 $\sigma^2 = N_0 B_N$ 

No = noise spectral density

 $B_{
m N}$  = noise bandwidth of the bandpass filter (one-sided)

We are given the requirement to design the AGC for threshold operation, which is defined to be at  $ST_b/N_0$  equal to 10.5 dB [5-4]. Thus we have:

$$N_0 = \frac{ST_b}{10^{1.05}} \tag{5.3-9}$$

We have the definitions:

$$S = \frac{A^2(r)}{2}$$
 (5.3-10)

$$T_{b} = \frac{2^{r-1}}{2000} \tag{5.3-11}$$

Returning to equation 5.3-7, we find:

Prob (
$$X > V_S$$
) = Prob ( $X > V_S$ ) + Prob ( $X < -V_S$ )

$$Prob (>X>>V_s) = 1 - Prob (-V_s \le X \le V_s)$$
 (5.3-12)

Or:

Prob (|x| > 
$$v_s$$
) = 1 -  $\int_{-\infty}^{v_s} f_x(x) dx - \int_{-\infty}^{-v_s} f_x(x) dx$  (5.3-13)

Making a substitution:

$$t = \frac{x - \mu}{\sigma} \tag{5.3-14}$$

$$dt = \frac{dx}{\sigma}$$
 (5.3-15)

$$f_{x} = \frac{e^{-(x-\mu)^{2}/2\sigma^{2}}}{\sqrt{2\pi \sigma^{2}}} = \frac{e^{-t^{2}/2}}{\sigma^{\sqrt{2\pi}}}$$
 (5.3-16)

We then get:

Recalling the definition of Q(x), the normal random variable distribution function:

$$Q(x) = \frac{1}{\sqrt{2\pi}} \int_{x}^{\infty} e^{-t^{2}/2} dt$$
 (5.3-18)

$$Q(-x) = 1 - Q(x)$$
 (5.3-19)

We get:

Prob = 1 - 
$$\left[ \left( 1 - Q \left( \frac{V_s - \mu}{\sigma} \right) \right) - \left( 1 - Q \left( \frac{-V_s - \mu}{\sigma} \right) \right) \right]$$
  
= 1 -  $\left[ Q \left( \frac{\mu - V_s}{\sigma} \right) - Q \left( \frac{V_s + \mu}{\sigma} \right) \right]$   
Prob ( $|X| > V_s$ ) =  $Q \left( \frac{V_s - \mu}{\sigma} \right) + Q \left( \frac{V_s + \mu}{\sigma} \right)$  (5.3-20)

Since we are requiring that equation 5.3-20 be less than 0.1, we are in the tail of the distribution, so the Q  $\left(\frac{V_s-\mu}{\sigma}\right)$  term will dominate; this gives us:

$$0.1 > Q \left(\frac{V_{s} - \mu}{\sigma}\right)$$

$$Q^{-1} (0.1) < \frac{V_{s} - \mu}{\sigma}$$

$$1.281 < \frac{V_{s} - \mu}{\sigma}$$

$$1.281\sigma - V_{s} < -\mu$$

$$\mu < V_{s} - 1.281\sigma$$
(5.3-22)

Since we have equiprobable data, we can let  $\mu$  equal A(r). From Section 3.1, we know that  $B_N$  equals 3907 Hz. Solving for  $\sigma^2$ , we find:

$$\sigma^{2} = B_{N} N_{0}$$

$$= 3907 \frac{1}{10^{1.05}} \frac{A^{2}(r)}{2} \frac{2^{r-1}}{2000}$$

$$= 0.0435 A^{2}(r) 2^{r}$$

$$\sigma = 0.2086 2^{r/2} A(r)$$
 (5.3-23)

Plugging into equation 5.3-22:

$$A(r) < 5.0 - 1.281 \left(0.2086 \ 2^{r/2} \ A(r)\right)$$

$$A(r) \left(1 + 0.2673 \ 2^{r/2}\right) < 5.0$$

$$A(r) < \frac{5.0}{1 + 0.2673 \ 2^{r/2}}$$
(5.3-24)

We must now calculate the other limit.

# 5.3.2.2 Limit Due to Accumulator Overflow

Since we have a 16-bit accumulator, we must calculate the probability of overflowing the data accumulator over the course of summing over a data bit period. We require that the probability of an overflow to be less than 0.001. So:

Prob 
$$(|Y| > 2^{15} - 1) < 0.001$$
 (5.3-25)

where

$$Y = \sum_{i=1}^{NSB} X_i$$

 $NSB = Number of samples per bit, 2^{r+1}$ 

We assume that the samples  $X_{\bf j}$  and  $X_{\bf j}$ , i  $\neq$  j, are independent. This gives us the sum of independent gaussians. So:

$$\sigma_y^2 = NSB \sigma^2 \tag{5.3-26}$$

$$\mu_{y} = NSB \mu \qquad (5.3-27)$$

In fact, the distribution for the DACC overflow is the same as the ADC saturation's distribution, with the following changes:

$$x \rightarrow y$$

$$\sigma^{2} \rightarrow 2^{r+1} \sigma^{2}$$

$$\mu \rightarrow 2^{r+1} \mu$$

$$v_{\sigma} \rightarrow 2^{15} - 1 = 32767$$

Again, realizing that we are in the tail of the distribution, we get

$$0.001 > Q\left(\frac{32767 - \mu}{\sigma}\right)$$
 (5.3.28)

$$Q^{-1}$$
 (0.001) <  $\frac{32767 - \mu}{\sigma}$ 

$$3.09 < \frac{32767 - \mu}{\sigma}$$

$$3.09 \sigma - 32767 < -\mu$$

$$\mu < 32767 - 3.09 \sigma$$
 (5.3-29)

Substituting our new definitions (from above) into equation 5.3-29, we get:

$$2^{r+1}$$
 A(r) < 32767 - 3.09  $(2^{r+1})^{1/2}$  (0.2086)  $2^{r/2}$  A(r)
$$A(r) (2^{r+1} + 0.911565 2^{r}) < 32767$$

$$A(r) < \frac{32767}{2.911565} 2^{-r}$$

$$A(r) < 11254 2^{-r}$$
(5.3-30)

From the above, it is obvious that equation 5.3-24 is the dominant constraint, and, therefore, equation 5.3-24 will determine the value of A(r).

# 5.3.2.3 Calculating <DACC>

The final step we must take before arriving at the scale factor is to calculate the expected value of DACC, < DACC>.

First, we must convert A(r) to a digital number. Since the maximum voltage is +5 volts and the minimum is -5 volts, we get an output digital number between -128 and 127. So if we define  $V_{\rm C}$  to be the center of the quantization level and N to be the digital output value, we have:

$$V_{c} = \frac{10}{254} N$$

$$V_{c} = \frac{5}{127} N \qquad (5.3-31)$$

The quantization level switch points, i.e., the point where N goes up or down by 1, are the mid-points between adjacent quantization level centers. Thus, we get for the switch point value,  $S_{\rm p}$ :

$$S_p = \frac{5}{256} (2N + 1)$$
 (5.3-32)

Thus, if a voltage can be represented by N, it satisfies:

Finally, we use equations 5.3-24 and 5.3-33 to get a digital representation for the expected value of A(r). We chose the closest power of 2 that is below this value as the digital value of A(r), and call it  $A_d(r)$ . We are allowed to do this since 5.3-24 is just an upper bound and we do it to allow easy bit shift manipulations.

$$\langle DACC \rangle = NSB A_d(r)$$
  
 $\langle DACC \rangle = 2^{r+1} A_d(r)$  (5.3-34)

Table 5.3-1 shows the results of our calculations:

 $\mu_1(\text{max}) = \text{bound of equation 5.3-24}$   $\overline{\mu_1} = \text{digital value of } \mu_1(\text{max}), \text{ from 5.3-33}$   $\mu_2 = \text{bound of equation 5.3-30}$  NSB = number of samples per bit  $A_d(r) = \text{the selected digital value of } A(r)$   $A(r) = \text{the voltage value represented by } A_d(r)$  < DACC > = expected value of DACC

Table 5.3-1. Calculations for <DACC>

Data Rate	r	μ <sub>l</sub> (max)	$\mu_{\overline{1}}$	μ <sub>2</sub> (max)	NSB	A <sub>d</sub> (r)	A(r)	<dacc></dacc>
500	3	2.85	73	1406.8	24	26	2.52	210
250	4	2.42	62	703.4	25	25	1.26	210
125	5	1.99	51	351.7	26	25	1.26	2 <sup>11</sup>
62.5	6	1.59	41	175.8	27	25	1.26	212
31.25	7	1.24	31	87.9	28	24	0.630	2 <sup>12</sup>
15.625	8	0.95	24	44.0	29	24	0.630	213
7.8125	9	0.71	18	22.0	210	23	0.315	213

Please note that for 7.8125 bps,  $A_d(r)$  was chosen to be  $2^3$  and not  $2^4$ . This was due to the fact that the assumption that we can ignore one of the terms in equation 5.3-20 is not quite valid for this rate only.

## 5.3.2.4 Calculating ASCL

The last step in calculating ASCL is very simple. We want to scale the output of the 8-bit accumulator to be equal to  $R_{\rm agc}$  when the input signal level is equal to  $A_{\rm d}(r)$ . Since the 8-bit accumulator accumulates 8 outputs of the DACC, we get

$$R_{agc} = 2^3$$
  ASCL (5.3-35)

$$ASCL = \frac{128}{8 < DACC>}$$

$$ASCL = \frac{2^4}{\langle DACC \rangle} \tag{5.3-36}$$

## 5.4 RESULTS

The results of the AGC analysis are summarized in the following two sections. First we look at the scaling value, ASCL, and then we look at the larger signal results.

## 5.4.1 Derivation Results

The results of equations 5.2-40 and 5.3-36 are shown in Table 5.4-1.

Table 5.4-1. Results of Equations 5.2-40 and 5.3-36

Data Rate	r	τ <sub>agc</sub>	fagc	ASCL
500	3	0.53	1.89	2-6
250	4	1.06	0.946	2-6
125	5	2.11	0.473	2-7
62.5	<b>6</b>	4.23	0.237	2-8
31.25		er ekkiriste er er er	0.118	2-8
15.625	8	16.9	0.059	2-9
7.8125	9	33.8	0.030	2-9

# 5.4.2 Larger Signal Analysis Results

To demonstrate the speed that the AGC recovers from a large step input, the following simulation was run: we assume a noise-free case, with the AGC loop at equilibrium. The maximum that the input signal can vary is from 50 mV $_{\rm rms}$  to 300 mV $_{\rm rms}$  [5-4], or a factor of 6. As can be seen in Figure 5-3, the AGC quality tracks this large change; within 23 update times, it is within 1% of the reference value.




Figure 5-3. AGC Recovery From Large Step Input

## 5.5 REFERENCES

- Morgan, Dennis R., "On Discrete Time AGC Amplifiers," <u>IEEE</u>

  <u>Transaction on Circuits and Systems</u>, Vol. CAS-22, pp. 135-146,
  February 1975.
- Victor, W.K., and Brockman, M.H., "The Application of Linear Servo Theory to the Design of AGC Loops," <u>Proceedings of the IRE</u>, pp. 234-238, February 1960.
- 5-3 NASA Standard Command Detector Unit Engineering Report, Motorola, February 1977.
- 5-4 Albrecht, V.R., <u>Design Requirements NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.

### 5A. IMPLEMENTATION OF eX IN SOFTWARE

Implementing the AGC loop requires that the software can calculate  $e^{X}$ . The method described below does just that, using only bit shifts [5-3].

Let X be the argument of the exponential function and define A and B so that

$$X = 64A + B \tag{5A-1}$$

Or, in other words:

$$A = Integer \left(\frac{X}{64}\right) \tag{5A-2}$$

$$B = X \pmod{64} \tag{5A-3}$$

Notice that B takes on 64 values, from 0 to 63. It is easy to show (by a simple computer program), that:

$$\left(1 + \frac{B}{64}\right) - 2^{64} \le 0.086069 \tag{5A-4}$$

for B in the range 0 to 63. This allows us to state the following:

$$2^{\left(\frac{X}{64}\right)} = 2^{\left(\frac{(64A+B)}{64}\right)}$$

$$2^{\left(\frac{X}{64}\right)} \approx 2^{A} \left(1 + \frac{B}{64}\right) \tag{5A-5}$$

and, by definition of exponentials and logarithms:

$$2^{\left(\frac{X}{64}\right)} = e^{(\ln 2)^{\left(\frac{X}{64}\right)}}$$

$$2^{\left(\frac{X}{64}\right)} = e^{\left(\frac{\ln 2}{64}\right)X} \tag{5A-6}$$

So, to implement  $e^{\alpha x}$ , we can define  $\alpha'$  such that

$$e^{\alpha x} = e^{\left(\frac{\ln 2}{64}\right)\alpha' x} \tag{5A-7}$$

$$\alpha' = \left(\frac{64}{\ln 2}\right) \alpha \tag{5A-8}$$

Then, to take  $e^{\alpha X}$  we do the following. First, multiply x by  $\alpha'$  (this means that  $\alpha'$  must be a power of 2). Then shift the result to the right 6 times (dividing by  $2^6$  or 64). The remaining number is A, the part that was shifted away is B. Due to the fact that we have 16 bit registers, left shifting by A (multiplying by  $2^A$ ) is the same as right shifting by 16-A. Create a 32 bit register by combining two 16 bit registers; put 0001 hex into the upper register and put the shifted out portion of X into the lower register. The lower register now contains B/64, the upper contains 1, together we have 1 + B/64. Right shift the registers by 16-A and the result in the lower register is  $e^{\alpha X}$ . This implementation is the most efficient in terms of processor clock cycles used for this calculation.

Substituting equations 6.2-1, 6.2-3, and 6.2-4 into equation 6.1-19, we get:

$$B_{L}' = \frac{1}{4} \frac{127}{5} 8 BSCL \frac{\pi}{2T_{b}} K_{g} A$$

$$B_{L}^{*} = 25.4 \pi \frac{BSCL K_{g} A}{T_{b}}$$
 (6.2-5)

So all that now remains is to derive BSCL.

### 6.2.2 Derivation of BSCL

To derive BSCL, we make use of the following constraint

$$W_L T_b = 2B_L' T_b \ll 1$$
 (6.2-6)

This gives us an upper bound on BSCL. We then run bit error tests (BER tests) at the command threshold condition, with and without Doppler offsets, with BSCL values that are below this bound and choose the one, for each data rate, that gives the best bit error performance.

To make use of equation 6.2-6, we must first find  $K_{\rm g}$ . Recalling equations 6.1-7 and 6.1-8 we have:

$$K_{g} = \operatorname{erf} (\sqrt{R_{s}}) - \frac{e^{-R_{s}}}{2} \sqrt{\frac{R_{s}}{\pi}}$$
 (6.1-7)

$$R_{s} = \frac{A^2 T_b}{N_0} \tag{6.1-8}$$

Now, the threshold  $\mathrm{ST}_b/\mathrm{N}_0$  is defined [6-8] to be 10.5 dB, and we know that

$$\frac{ST_b}{N_0} = \frac{A^2}{2} \frac{T_b}{N_0} \tag{6.2-7}$$

So:

$$R_{s} = \frac{A^{2}T_{b}}{N_{0}}$$

$$=\frac{2ST_b}{N_0} \tag{6.2-8}$$

$$R_{s} = 22.44$$

Then, substituting equation 6.2-8 into equation 6.1-7, we get:

$$K_g = 1 \tag{6.2-9}$$

Using the above and equation 6.2-5 we get:

$$2B_L^{\dagger}T_b = (2) (25.4 \pi) \frac{(BSCL)(A)}{T_b} T_b$$

$$2B_L^{\dagger}T_b = 50.8 \pi \text{ (A) (BSCL)}$$
 (6.2-10)

Combining equations 6.2-10 and 6.2-6 gives us the following:

$$50.8 \pi (A) (BSCL) < 1$$

BSCL 
$$< \frac{1}{50.8 \text{ m A}}$$
 (6.2-11)

Defining this bound on BSCL as BSCLB and using the results of Section 5, we can calculate the data rate dependent bounds on BSCL, which are presented in the following table.

Table 6-1. Data Rate Dependent Bounds on BSCL

Data Rate	<b>r</b>	A	$\mathtt{BSCL}_\mathtt{B}$
 500	3	2.52	2-8.65
250	4 8	1.26	2-7.65
125	5	1.26	2-7.65
62.5	6	1.26	2-7.65
31.25	7	0.630	2-6.65
15.625	8	0.630	2-6.65
7.8125	9	0.315	2-5.65

We can now demonstrate that our assumption that  $R_{\rm S}/B_L^{\prime}T_b$  is large is true. From equation 6.2-6 we get:

$$2B_LT_b < 1$$

0r

$$\frac{1}{B_L^*T_b} > 2 \tag{6.2-12}$$

Combining the above with equation 6.2-8, we see that:

$$\frac{R_{s}}{B_{L}^{*}T_{b}} > (2) (22.44)$$

$$\frac{R_{s}}{B_{L}^{\prime}T_{b}} > 44.88 \tag{6.2-13}$$

Thus our assumption holds.

Combining equations 6.1-23, 6.1-21, and 6.2-5, we get the following bit sync jitter:

$$\sigma_{\Theta}^{2} = (2\pi)^{2} \left(\frac{1}{2}\right) \frac{1}{R_{S}} (25.4 \text{ m}) \frac{(BSCL)(A)}{T_{b}} T_{b} \text{ rad}^{2}$$

$$= \left(\frac{180}{\pi}\right)^{2} \frac{(50.8 \text{ m}^{3})}{22.44} (BSCL) (A) \text{ deg}^{2}$$

$$\sigma_{\Theta}^{2} = (73347.594) \text{ m} (A) (BSCL) \text{ deg}^{2}$$

$$(6.2-14)$$

Thus, all that remains is to pick the BSCL numbers and substitute them into equations 6.2-14 and 6.2-5.

## 6.3 RESULTS

The final results are shown in Table 6-2. The values chosen for BSCL are the values that provided the best BER performance at the threshold condition. Given the optimum BSCL,  $B_L$  and  $\sigma_\Theta$  are found.

Table 6-2. In-Lock Values

I	Data Rate		A	BSCL	B' (Hz)	σθ (deg)
	500	<b>3</b> . : '.^.	2.52	2-11	49.1	16.8
	250	4	1.26	2-11	12.3	11.9
	125	5	1.26	2-11	6.14	11.9
	62.5	6	1.26	2-12	1.53	8.4
	31.25	7	0.630	2-12	0.384	5.95
	15.625	8	0.630	2-10	0.767	11.9
	7.8125	9	0.315	<b>2</b> -9	0.384	11.9

As can be seen in Table 6-2, the loop bandwidths for the lower data rates are quite small. This caused problems during acquisition; the bandwidth was too small to achieve bit sync in the required time to achieve lock. To correct this, the four lowest data rates have different BSCL values when the CDU is out-of-lock. When lock is achieved, the BSCL values are changed back to the values in Table 6-2, tightening up the loop. The out-of-lock values are given in Table 6-3.

Table 6-3. Out-of-Lock Values

Data Rate	r	В	SCL (OOL)	Br (OOL)
62.5	6		2-9	12.27
31.25	7		2 <sup>-9</sup>	3.07
15.625	8		2-7	6.14
7.8125	9		2-6	3.07

## 6.4 REFERENCES

- Simon, M. K., "An Analysis of the Steady-State Phase Noise Performance of a Digital Data-Transition Tracking Loop," JPL Space Programs Summary 37-55, Vol. III, February 28, 1969, pp. 54-62.
- 6-2 Simon, M. K., An Analysis of the Steady State Phase Noise Performance of a Digital Data-Transition Tracking Loop, JPL Document 900-222, November 21, 1968.
- 6-3 Simon, M. K., <u>Cycle Slipping of a Data-Transition Bit Synchronizer</u>, JPL Document 900-228, November 13, 1968.
- 6-4 Lindsey, W. C., and Simon, M. K., <u>Telecommunications Systems Engineering</u>, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1973, pp. 442-457.
- Holmes, Jack K., and Tegnelia, Carl R., "A Second-Order All-Digital Phase-Locked Loop," <u>IEEE Transactions On Communications</u>, Vol. COM-22, January 1974, pp 62-68.
- 6-6 Simon, M. K., and Springett, J. C., <u>The Theory, Design, and Operation of the Suppressed Carrier Data Aided Tracking Receiver</u>, JPL Technical Report 32-1583, June 15, 1973.

- 6-7 NASA Standard Command Detector Unit Engineering Report, Motorola, February 1977.
- 6-8 Albrecht, V. R., <u>Design Requirement NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.
- 6-9 Simon, M. K., Private Communication.

#### SECTION 6

## BIT TIMING SYNCHRONIZATION LOOP

For the proper accumulation of the data samples, an accurate estimation of the end-of-bit epoch is required. The bit sync loop generates this estimate for the CDU.

The bit sync loop is a digital data-transition tracking loop, and is made up of two branches. The first branch (the in-phase branch) monitors the data bit estimates and checks for transitions. The second branch (the mid-phase branch) is used as a measure of the lack of sync. This loop has been heavily analyzed at the Jet Propulsion Laboratory [6-1 to 6-4]. To avoid reinventing the wheel, the results of this previous analysis will be used throughout this section, which describes the design and implementation of the bit sync tracking loop.

### 6.1 BIT SYNC TRACKING LOOP MODEL

The block diagram of the bit sync loop is shown in Figure 6-1; the equivalent transition tracking loop is shown in Figure 6-2. A description of each follows.

#### 6.1.1 Bit Sync Loop Block Diagram

The various blocks of Figure 6-1 are:

(1) Sample and Hold/ADC - The bit sync loop requires the data samples to measure the bit sync. These are the same samples used by the AGC loop as well. The sample is taken one




Figure 6-1. Bit Sync Tracking Loop Block Diagram

quarter of a cycle after the error sample. Thus, if the zero crossing error of the subcarrier tracking loop is  $\phi$  and the peak amplitude is A, then the output of the sample and hold is:

$$A \sin (\phi + 90^{\circ}) = A \cos (\phi)$$

The analog-to-digital converter (ADC) outputs a 7 data bit plus 1 sign bit two's complement digital byte. The saturation voltage of the ADC is ±5 volts; the maximum digital output is 127. Thus, the output of the ADC is an integer equal to:

- (2) In-Phase accumulator This is the data accumulator used in the AGC loop. The samples are accumulated over a bit time, with the starting point being the estimate of the beginning of the bit period.
- (3) Mid-phase accumulator These samples are accumulated over one bit time; the only difference is that the starting point is the estimate of the mid bit time.
- (4) Sgn (•) The received data bit is estimated to be the sign bit of the in-phase accumulator. The output is either -1 or 1.
- (5) Transition Detector This determines if there was a data transition and scales the mid-phase accumulator accordingly. The output is:

$$I_k = 0 \quad \text{if } d_k = d_{k-1}$$

$$I_k = 1$$
 if  $d_{k-1} = 1$  and  $d_k = -1$ 

$$I_k = -1$$
 if  $d_{k-1} = -1$  and  $d_k = 1$ 

(6) Delay - This delays the mid-phase accumulator output by one-half bit time. This is done so the output can be multiplied by the Transition Detector output.

- (7) Bit Sync Accumulator This accumulates the result of multiplying the Transition Detector's output with the delayed mid-phase accumulator, which is the error signal. In the absence of noise, if there was no transition, no accumulation is done for that sample.
- (8) Scaling The bit sync accumulator is scaled by a data rate dependent value to limit the size of the bit sync correction.
- (9) Bit Sync Clock The bit sync clock is advanced or retarded as a function of the scaled bit sync accumulator output. The goal is to move the estimated end-of-bit to the nearest subcarrier cycle. This, along with the subcarrier tracking loop, provides adequate overall bit sync resolution.

While the analysis of this loop is quite involved, the operation is relatively simple. The loop is made up of two branches, the in-phase branch and the mid-phase branch (see Figure 6-1). The mid-phase branch accumulates samples for one bit period, starting at the estimate of the middle of the bit. In the noise free case, if the loop is in perfect sync, and there was a transition, this accumulation would equal zero; if there were no accumulation, this accumulation would be large and void of any sync information. When the loop is not in sync and there is a transition, the mid-phase accumulator has a nonzero value; its sign depends on whether the transition was low to high or high to low and whether the sync estimate is ahead of or behind the actual bit epoch. This is where the in-phase branch comes in. This branch takes the data estimate and checks for a transition; if there was no transition, it outputs a zero; if there was a low to high, it outputs a -1; and if there was a high to low, it outputs a 1. This result is multiplied with the mid-phase accumulator; the result is a zero value if no transition occurred, a positive value if the estimate is behind the epoch, and a negative value if the estimate is behind. These results are summed over eight transitions and then scaled and used for the bit sync correction.

The bit sync tracking loop block diagram can be expressed as an equivalent phase-locked loop. This will be done in Section 6.1.3, after we discuss the assumptions needed to create this equivalent model.

#### 6.1.2 Assumptions

To ease the analysis, we make the following two assumptions:

- (1) The bit sync tracking error is slowly varying relative to the data rate.
- (2) The accumulate-and-dumps contribute gains equal to the number of samples accumulated and the clock rate is slowed by the number of samples.

The second assumption further constrains the first assumption, since the tracking error must vary slowly compared to the new clock rate. The first

assumption is equivalent to saying that the bit sync two-sided loop bandwidth,  $W_{\rm L}$ , must be much smaller than the data rate:

$$W_{L} \ll 1/T_{b}$$
 (6.1-1)

$$W_{L} T_{b} \ll 1$$
 (6.1-2)

# 6.1.3 Equivalent Loop Model

Figure 6-2 is a diagram for the loop in terms of the normalized input epoch, where:

 $\varepsilon(t)$  = The actual input epoch

 $\hat{\epsilon}(t)$  = The estimated input epoch

 $T_b = The bit period$ 

 $\lambda$  = Normalized bit sync timing error

$$= \frac{\varepsilon(t)}{T_b} - \frac{\hat{\varepsilon}(t)}{T_b}$$

 $g(\lambda)$  = Equivalent loop nonlinearity

 $n_{\lambda}(t)$  = Equivalent timing noise process, which has spectrum  $S(\omega,\lambda)$ 

F(s) = Loop filter

 $K_{VCO}$  = Gain of digital VCO




Figure 6-2. Equivalent Data Transition Tracking Loop

In the CDU implementation, the loop filter is just the bit sync accumulator, followed by the loop scaling; thus:

$$F(s) = K_{D} \tag{6.1-3}$$

Now,  $g(\lambda)$  is defined as the conditional expectation on  $\lambda$ , with respect to the noise and symbol sequence, of  $e_k$  (see Figure 6-1), the error signal random variable [6-1]. We can define the normalized, nonlinearity,  $g_n(\lambda)$ , to be:

$$g_{n}(\lambda) = \frac{g(\lambda)}{K_{2}AT_{b}}$$
 (6.1-4)

where

A = Input signal amplitude

 $T_b = Bit time$ 

 $K_2$  = Gain of the midphase accumulator

For our area of interest,  $g_n(\lambda)$  can be approximated by:

$$g_n(\lambda) \approx K_g \lambda$$
 (6.1-5)

where

$$K_{g} = \frac{\partial g_{n}(\lambda)}{\partial \lambda} \bigg|_{\lambda=0}$$
 (6.1-6)

$$K_g = erf (\sqrt{R_s}) - \frac{1}{2} \sqrt{\frac{R_s}{\pi}} e^{-R_s}$$
 (6.1-7)

and

$$R_{s} = \frac{A^{2}T_{b}}{N_{0}}$$
 (6.1-8)

$$erf(x) = \frac{2}{\sqrt{\pi}} \int_{0}^{x} e^{-t^{2}} dt$$
 (6.1-9)

Thus, we get the following for  $g(\lambda)$ :

$$g(\lambda) = K_2 A T_b K_g \lambda \tag{6.1-10}$$

Now, the stochastic differential equation that describes the loop in Figure 6-2 is [6-9]:

$$\frac{d\lambda}{dt} = -K_{\text{vco}} K_{p} [g(\lambda) + n_{\lambda}(t)] \qquad (6.1-11)$$

Using a generalization of the Fokker-Planck technique, we find the probability density function of  $\lambda$ , namely:

$$P(\lambda) = C_1 \exp \left[ -\frac{2R_s}{B_L T_b} \frac{K_g}{h(0)} \int_0^{\lambda} g_n(y) dy \right] |\lambda| \le \frac{1}{2}$$
 (6.1-12)

where

B<sub>I.</sub> = one-sided noise loop bandwidth

$$h(0) = 1 + \frac{R_s}{2} - \frac{1}{2} \left[ \frac{1}{\sqrt{\pi}} e^{-R_s} + \sqrt{R_s} erf(\sqrt{R_s}) \right]^2$$
 (6.1-13)

C<sub>1</sub> = Normalizing constant

# 6.1.4 Loop Transfer Function

To find the loop noise bandwidth, we first must find H(s), the closed loop transfer function. By inspection of Figure 6-2, we see that:

$$\frac{\widehat{\varepsilon}}{T_b} = K_2 \wedge T_b \times K_g \wedge K_p \times \frac{K_{vco}}{s}$$
 (6.1-14)

$$= K_2 A T_b K_g \left[ \frac{\varepsilon - \hat{\varepsilon}}{T_b} \right] K_p \frac{K_{vco}}{s}$$

$$\widehat{\epsilon} \left( \frac{1}{T_b} + \frac{K_2 K_g K_p K_{vco} A T_b}{s T_b} \right) = \frac{K_2 K_g K_p K_{vco} A T_b}{s T_b} \epsilon$$

$$\hat{\epsilon}$$
 (s + K<sub>2</sub> K<sub>g</sub> K<sub>p</sub> K<sub>vco</sub> A T<sub>b</sub>) = K<sub>2</sub> K<sub>g</sub> K<sub>p</sub> K<sub>vco</sub> A T<sub>b</sub>  $\epsilon$ 

$$H(S) = \frac{\hat{\varepsilon}}{\varepsilon} = \frac{K_2 K_p K_p K_{vco} A T_b}{s + K_2 K_g K_p K_{vco} A T_b}$$
(6.1-15)

# 6.1.5 Loop Noise Bandwidth

The loop noise bandwidth is defined as

$$B_{L} = \frac{1}{2 |H|_{max}^{2}} \frac{1}{j2\pi} \int_{-j\infty}^{j\infty} |H(s)|^{2} ds \qquad (6.1-16)$$

From observing equation 6.1-15, we see that the maximum value of H(s) occurs at s=0 and:

$$|H|_{\max}^2 = 1$$
 (6.1–17)

The integral in equation 6.1-16 is easily done using residue theory, which gives the result:

$$B_{L} = \frac{1}{4} K_{2} K_{g} K_{p} K_{vco} A T_{b}$$
 (6.1-18)

Note that in equation 6.1-18,  $B_L$  is in units of bit times. To get  $B_L$  in units of Hz, we divide by  $T_b$ :

$$B_{L}' = \frac{K_{2} K_{g} K_{p} K_{vco}^{A}}{4} Hz$$
 (6.1-19)

## 6.1.6 Mean-Square Timing Jitter

The mean-square timing jitter, also known as the bit sync jitter, is defined as the variance of  $\lambda$ :

$$\sigma_{\lambda}^{2} = \int_{-1/2}^{1/2} \lambda^{2} P(\lambda) d\lambda \qquad (6.1-20)$$

If we assume that  $R_s/B'_LT_b$  is large (which will be demonstrated later), then  $P(\lambda)$  approaches a gaussian distribution and if  $R_s$  is large (which is our case) then the following is true for  $\sigma_{\lambda}^2$ :

$$\sigma_{\lambda}^2 = \frac{1}{2} \frac{B_L^{\prime} T_b}{R_s} \tag{6.1-21}$$

Now,  $\sigma_{\lambda}^2$  is the variance of the normalized error, i.e., it is unitless. We are interested in the mean-square jitter in units of radians<sup>2</sup>. For every bit, we advance in phase one cycle or  $2\pi$  radians. Thus, the error, in units of radians, is:

$$\theta_{e} = 2\pi \left( \frac{\varepsilon(t)}{T_{b}} - \frac{\hat{\varepsilon}(t)}{T_{b}} \right)$$

$$= 2\pi \lambda \tag{6.1-22}$$

Thus:

$$\sigma_{\Theta}^{2} = \text{Var} (2\pi\lambda)$$

$$= (2\pi)^{2} \text{Var} (\lambda)$$

$$\sigma_{\Theta}^{2} = (2\pi)^{2} \sigma_{\lambda}^{2}$$
(6.1-23)

# 6.2 ANALYSIS OF THE BIT SYNC LOOP

The loop analysis is done in two stages. First, we derive the loop parameters in terms of the actual loop values and then we derive the variable scaling factor BSCL.

# 6.2.1 Bit Sync Loop Values

First we begin with Kp:

Kp is equal to the number of accumulations done by the bit sync accumulator, which is 8, times the loop scaling factor, BSCL. Thus:

$$K_{p} = 8 BSCL \qquad (6.2-1)$$

Now we find Kyco:

Every 8-bit transitions, the loop makes a correction. So a correction is made every 8  $T_b$  seconds. The output of the scaled bit sync accumulator is  $\Delta$ , where  $\Delta=0$ ,  $\pm 1$ ,  $\pm 2$ , ...,  $\pm$  (number of samples/bit)/4. When we make a bit sync bump, we bump in units of sample periods. The number of these units we bump is equal to  $\Delta$ . Each sampling period is equal to two subcarrier cycles, or  $2(2\pi)=4\pi$  radians. Every 8  $T_b$  seconds, we make a bump of  $4\pi\Delta$  radians. So, in the model of Figure 6-2, the constant  $K_{VCO}$  is equal to [6-5]:

$$K_{\text{vco}} = \frac{4\pi}{8T_{\text{b}}}$$
 (6.2-2)

$$K_{\text{vco}} = \frac{\pi}{2T_{\text{b}}} \tag{6.2-3}$$

Finally, we find K2:

From Section 6.1.1 we know that the ADC converts volts to digital numbers. Thus, the gain is:

$$K_2 = \frac{127}{5} \tag{6.2-4}$$

#### SECTION 7

#### LOCK DETECTOR

The CDU lock detector performs two functions. When the CDU is out-of-lock it detects when a signal is present. When the CDU is in-lock, it detects when the signal is absent. The lock detector accomplishes this by comparing the received signal with either a lock threshold number or an unlock threshold number (depending on the CDU's current state). The purpose of this section is to derive these threshold numbers such that the lock detector algorithm achieves the specified lock and unlock probabilities.

#### 7.1 LOCK DETECTOR MODEL

The lock detector relies heavily on the AGC algorithm discussed in Section 5. The block diagram of the lock detector is shown in Figure 7-1:




Figure 7-1. Lock Detector Block Diagram

As can be seen in Figure 7-1, up through the definition of signal  $z_n$ , the lock detector block diagram is identical to the block diagram of the AGC, which was discussed in Section 5.1. For the upcoming analysis, a couple of new definitions are made. First we define w(t), the input signal to the AGC amplifier (w(t) is the output of the NXT band pass filter), as:

$$w(t) = W d(t) \sin (\omega t + \phi) + n(t)$$
 (7.1-1)

where:

W = the peak amplitude of the signal

 $d(t) = the data modulation (\pm 1)$ 

 $\omega$  = the subcarrier frequency, 16 kHz

 $\phi$  = the phase error

n(t) = band limited, white gaussian noise.

The combination of sampling and accumulating over one bit time is equivalent to integrating over one bit and dumping in the analog world. For the type of modulation we have, this is just matched filtering; thus, the combination of the Sample-and-Hold/ADC and the N-sample accumulate and dump is called a digital matched filter.

As can be seen in Figure 7-1, there are two possible paths to take, depending on whether the CDU is in-lock or out-of-lock. We will now look at each case.

## 7.1.1 In-Lock Model

If the CDU is in-lock, it compares the scaled, accumulated over eight bits number  $(z_n)$  with an unlock threshold number (ULKTH). If  $z_n$  is above ULKTH, then the CDU remains in-lock. If  $z_n$  is less than ULKTH for M successive times, the CDU is placed in the out-of-lock state and attempts to reacquire the signal. The requirement for M successive test failures is required to keep the probability of false drop lock low.

#### 7.1.2 Out-Of-Lock Model

If the CDU is out-of-lock,  $z_n$  is compared with a lock threshold number (LKTH). If  $z_n$  is below LKTH, the CDU remains out-of-lock. If  $z_n$  is above LKTH for M successive times, the CDU is placed in the in-lock state. When the CDU is placed in-lock, the AGC amplifier is allowed to seek its quiescent gain (the AGC algorithm is disabled and the amplifier's gain is set to the maximum when the CDU is out-of-lock). Again, the M successive test successes are required to keep the probability of false acquisition low.

#### 7.2 ANALYSIS

The analysis of the lock detector is broken down into two sections: first, we do the actual analysis and then we describe the implementation of this analysis.

#### 7.2.1 Derivation

The end result of our analysis is to provide four probabilities: the probability of not acquiring, the probability of false acquisition, the probability of not dropping lock, and the probability of false drop lock. Thus, it is not surprising that we will be dealing with probability densities and distributions exclusively in this section. The derivation of the probability density of the Sample-and-Hold/ADC is done first. Then the calculation of the probability that  $\mathbf{z}_n$  is less than a certain value is done. With that probability, we can obtain the needed in-lock and out-of-lock threshold numbers.

#### 7.2.1.1 Density of the ADC

The net result of sampling and then quantizing is to take the continuous probability density function (PDF) of w(t) and convert it into a discrete PDF.

We sample the incoming signal at a rate of 8 kHz, which is one-half the 16 kHz subcarrier frequency. The sample occurs at one-quarter of a subcarrier cycle from the zero crossing of the subcarrier. Thus the sampling instants are:

$$t_{s} = 2nT_{s} + \frac{T_{s}}{4}$$
 (7.2-1)

where Ts is the subcarrier period.

From Figure 7-1 we see that the signal going into the Sample-and-Hold.  $\mathbf{x}(t)$ , is:

$$x(t) = Gw(t) \tag{7.2-2}$$

Substituting equation 7.2-1 into equation 7.2-2, and assuming perfect phase reference, we get:

$$x(t_s) = G \ Wd(t_s) \sin \left(\omega \left(2nT_s + \frac{T_s}{4}\right)\right) + G \ n(t_s)$$

$$= G \left[Wd(t_s) \sin \left(4\pi n + \frac{\pi}{2}\right) + n \left(t_s\right)\right]$$

$$x(t_s) = G[Wd(t_s) + n(t_s)]$$
 (7.2-3)

Since n(t) is zero mean, band limited white gaussian noise, with variance of  $\sigma^2$ , x(t\_s) are just samples of a white gaussian random variable with mean GWd(t\_s) and variance  $\mathsf{G}^2$   $\sigma^2$ . Also, since the band pass filter's noise bandwidth,  $\mathsf{B}_N$ , is approximately one-half the sampling rate, the samples are independent.

# Making the following definitions:

$$\frac{ST_b}{N_0} = R \tag{7.2-4}$$

$$T_b = \frac{2^{r-1}}{2000}, r = 3 \text{ to } 9$$
 (7.2-5)

$$S = \left(\frac{W}{\sqrt{2}}\right)^2 = \frac{W^2}{2} \tag{7.2-6}$$

$$\sigma^2 = N_0 B_N \tag{7.2-7}$$

$$\sigma_x^2 = G^2 \sigma^2 \tag{7.2-8}$$

We then get the following:

$$\sigma_{x}^{2} = G^{2} B_{N} N_{0}$$

$$= G^{2} B_{N} \frac{T_{b} S}{R}$$

$$= \frac{G^{2} B_{N} w^{2} 2^{r-1}}{R 2000}$$

$$\sigma_{x}^{2} = \frac{G^{2} w^{2} B_{N} 2^{r}}{8000 R}$$
(7.2-9)

And since we have equiprobable data, we can assume that the mean is:

$$\mu = GW \tag{7.2-10}$$

Now that we have the samples, we must quantize them in the ADC. This is where the continuous PDF is converted to a discrete PDF.

The ADC outputs an integer between -128 and 127, corresponding to a voltage range of -5 to +5 volts. Thus, the continuous PDF is quantized as is shown in Figure 7-2:




Figure 7-2. Quantized Density of x(t)

Except for the two end bins (-128 and 127), all bins are the same width. The bin edges are equidistant between the two adjacent bins (the end bins have only one edge, their other edge is at infinity). If we call the width of the bin q, we get:

$$q = \frac{5}{128} \tag{7.2-11}$$

Thus, the center point of the bin whose digital number is N is:

center = 
$$\frac{5}{128} (N + \frac{1}{2})$$
  
=  $\frac{q}{2} (2N + 1)$  (7.2-12)

and the bin edges, are

edges = 
$$(\frac{5}{128})$$
 (N +  $\frac{1}{2} \pm \frac{1}{2}$ )  
=  $(\frac{q}{2})$  ((2N + 1) ± 1) (7.2-13)

Recall the following definitions for a gaussian random variable

Prob (X>a) = 
$$\frac{1}{\sqrt{2\pi\sigma^2}} \int_{a}^{\infty} e^{-\frac{(t-\mu)^2}{2\sigma^2}} dt$$
 (7.2-14)

erf (x) = 
$$\frac{2}{\sqrt{\pi}} \int_{0}^{x} e^{-t^2} dt$$
 (7.2-16)

We can now calculate the discrete PDF. There are three cases:

Case I (k = 127):

$$P(127) = \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{127q}^{\infty} e^{-\frac{(x-\mu)^{2}}{2\sigma_{X}^{2}}} dx \qquad (7.2-17)$$

$$= \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{127q-\mu}^{\infty} e^{-t^{2}} dt \quad 2 \sigma_{X}$$

$$= \frac{1}{2\sqrt{\pi}} \int_{\sqrt{2}\sigma_{X}}^{\infty} e^{-t^{2}} dt$$

$$= \frac{1}{2\sqrt{\pi}} \int_{\sqrt{2}\sigma_{X}}^{\infty} e^{-t^{2}} dt$$

$$P(127) = \frac{1}{2} \left[ 1 - \operatorname{erf} \left( \frac{127q - \mu}{\sqrt{2}\sigma_{X}} \right) \right] \qquad (7.2-18)$$

Case II (k = -128):

$$P(-128) = \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{-\infty}^{-127q} e^{-\frac{(x-\mu)^{2}}{2\sigma_{X}^{2}}} dx \qquad (7.2-19)$$

$$= \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{-\infty}^{-\frac{127q-\mu}{2\sigma_{X}^{2}}} e^{-t^{2}} 2\sigma_{X} dt$$

$$= \frac{1}{2} \frac{2}{\sqrt{\pi}} \int_{-\infty}^{\frac{-127q - \mu}{2 \sigma_x}} e^{-t^2} dt$$

$$P(-128) = \frac{1}{2} \left[ 1 - erf \left( \frac{127q + u}{\sqrt{2} \sigma_x} \right) \right]$$
 (7.2-20)

Case III  $(-127 \le k \le 126)$ :

$$P(k) = \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{kq}^{(k+1)q} e^{-\frac{(x-\mu)^{2}}{2\sigma_{X}^{2}}} dx$$
 (7.2-21)
$$= \frac{1}{\sqrt{2\pi\sigma_{X}^{2}}} \int_{\frac{kq-\mu}{2\sigma_{X}}}^{\frac{(k+1)q-\mu}{2\sigma_{X}}} e^{-t^{2}} dt \sqrt{2}\sigma_{X}$$

$$= \frac{1}{2} \frac{2}{\sqrt{\pi}} \left[ \int_{0}^{\frac{(k+1)q - \mu}{\sqrt{2} \sigma_{x}}} \int_{0}^{\frac{kq - \mu}{\sqrt{2} \sigma_{x}}} e^{-t^{2}} dt - \int_{0}^{\frac{kq - \mu}{\sqrt{2} \sigma_{x}}} e^{-t^{2}} dt \right]$$

$$P(k) = \frac{1}{2} \left[ erf \left( \frac{(k+1)q - \mu}{\sqrt{2} \sigma_{x}} \right) - erf \left( \frac{kq - \mu}{\sqrt{2} \sigma_{x}} \right) \right]$$
 (7.2-22)

To sum the cases, and using the notation  $P_{1,X}(k)$  to represent the probability of having the value k in one sample of x, we get

$$P_{1,x}(k) = \begin{cases} 0.5 \left[ 1 - \operatorname{erf} \left( \frac{127q - \mu}{\sqrt{2} \sigma_{x}} \right) \right] & k = 127 \end{cases}$$

$$P_{1,x}(k) = \begin{cases} 0.5 \left[ \operatorname{erf} \left( \frac{(k+1)q - \mu}{\sqrt{2} \sigma_{x}} \right) - \operatorname{erf} \left( \frac{kq - \mu}{\sqrt{2} \sigma_{x}} \right) \right] - 127 \le k \le 126 \end{cases} (7.2-23)$$

$$0.5 \left[ 1 - \operatorname{erf} \left( \frac{127q + \mu}{\sqrt{2} \sigma_{x}} \right) \right] \qquad k = -128$$

where q is defined in equation 7.2-11.

Now that we have the density of the Sample-and-Hold/ADC, we can find the PDF of the system.

## 7.2.1.2 Density of zn

To obtain the density of  $z_n$ , we must first sum x over a bit, take the absolute value of the sum, sum the result over eight bits, and finally scale it by ASCL.

We first sum over the number of samples per bit, NSB, which is equal to  $2^{r+1}$ . Adding two samples is equivalent to convolving the two

densities. If we define  $P_{j,x}(k)$  as the probability that j samples of x(t) sum to k and define y as the sum of x over one bit, we then get:

$$P_y(k) = P_{2^{r+1},x}(k)$$
 (7.2-24)  
=  $P_{1,x} * P_{1,x} * ... * P_{1,x}(k) (2^{r+1} \text{ terms})$ 

where

$$A * B (k) = \sum_{j=-\infty}^{\infty} A(j) B(k-j)$$
 (7.2-25)

Now,

$$P_{y}(k) = (P_{1,x}^{*}P_{1,x}^{*})^{*}(P_{1,x}^{*}P_{1,x}^{*})^{*}...^{*}(P_{1,x}^{*}P_{1,x}^{*}) \quad (2^{r+1} \text{ terms})$$

$$= (P_{2,x}^{*}P_{2,x}^{*})^{*}...^{*}(P_{2,x}^{*}P_{2,x}^{*}) \quad (2^{r} \text{ terms})$$

$$= (P_{4,x}^{*}P_{4,x}^{*})^{*}...^{*}(P_{4,x}^{*}P_{4,x}^{*}) \quad (2^{r-1} \text{ terms})$$

$$\vdots$$

$$P_{y}(k) = \left(P_{2^{r},x}^{*}P_{2^{r},x}^{*}\right)^{(k)} \quad (7.2-26)$$

Or, working backwards:

$$P_{y}(k) = P_{2}^{**} x^{**} 2^{r}, x$$

$$= \left(P_{2}^{**} - 1, x^{**} 2^{r-1}, x^{**} 2^{r}, x\right)$$

$$= \left(\left(P_{2}^{**} - 2, x^{*} 2^{r-2}, x\right)^{**} 2^{r-1}, x\right)^{**} 2^{r}, x$$

$$= \left(\left(\left(P_{2}^{**} - 3, x^{*} 2^{r-3}, x\right)^{**} 2^{r-2}, x\right)^{**} 2^{r-1}, x\right)^{**} 2^{r}, x$$

$$\stackrel{\circ}{\bullet}$$

$$P_{y}(k) = \left(\cdots (P_{1}, x^{*} P_{1}, x)^{**} P_{2}, x\right)^{**} P_{4}, x^{**} \cdots P_{2}^{**} P_{4},$$

Equation 7.2-27 has just r+l terms, so to find the density of y, convolve the density of x with itself, then convolve the result with itself, then convolve that result with itself, etc. When r+l convolutions have been done, the result is the discrete PDF for y.

Since our accumulators are fifteen bits magnitude, there is a possibility of accumulator overflow. This can occur when the maximum sample value times the number of samples exceeds the maximum accumulator value. Thus:

$$2^{r+1} (2^{7}-1) \ge 2^{15} -1$$

$$2^{r+1} \ge 258.007$$

$$r+1 \ge 8.01$$

$$r \ge 7.01 \qquad (7.2-28)$$

Since r is an integer, equation 7.2-28 tells us that there is a possibility of accumulator overflow for r=8 or 9. The probability values for sums greater than  $\pm 32767$  are folded into the value for  $\pm 32767$ . Thus, we can state generally:

$$P_{y}(k) = \begin{cases} \sum_{j=32767}^{\infty} P_{2^{r+1},x}(j) & k = 32767 \\ P_{z^{r+1},x}(k) & |k| < 32767 \\ \sum_{j=-\infty}^{-32767} P_{z^{r+1},x}(j) & k = -32767 \end{cases}$$
 (7.2-29)

We now take the absolute value of y, which gives us:

$$P_{|y|}(k) = \begin{cases} P_{y}(k) + P_{y}(-k) & k > 0 \\ P_{y}(0) & k = 0 \\ 0 & k < 0 \end{cases}$$
 (7.2-30)

Then we sum over eight bits. Using equation 7.2-27, we have:

$$P_{8,|y|}(k) = \left[ \left\{ (P_{1,|y|} * P_{1,|y|}) * P_{2,|y|} \right\} * P_{4,|y|} \right]$$
 (7.2-31)

All that remains is to scale the above result by ASCL. Scaling the eight bit sum has the effect of compressing the total number of discrete values which are allowed. So if we define:

$$L = \frac{1}{ASGL} \tag{7.3-32}$$

$$M = Min (2^{r+1} (127), 32767)$$
 (7.2-33)

Then

$$P_{z}(j) = \sum_{\substack{k=(j-0.5)L\\k>0}}^{(j+0.5)L-1} P_{8,|y|}(k), \quad j = 0,1,..., \text{ (ASCL)} \cdot (M)$$
 (7.2-34)

Finally, we can calculate the probability distribution of  $z_{n}$  simply as:

$$F_z(j) = \sum_{i=0}^{j} P_z(i)$$
 (7.2-35)

Now all we have to do is calculate these numbers.

## 7.2.2 Implementation

While the theory presented in Section 7.2.1 is nice, it is useless if we cannot actually compute  $F_{\rm Z}({\rm j})$ . For example, the lowest data rate, 7.8125, requires ten convolutions to calculate  $P_{\rm y}({\rm k})$ , the last two consisting of convolving two arrays of 32767 points.

To ease the strain of computation an approximation was introduced. After the first three convolutions of the summing over a bit, we scale the result by a factor of 2 after each succeeding convolution. This reduces the amount we have to scale the result of the 8 bit sum by a factor of 2. While this does introduce some roundoff error, it is not significant and it allows us to generate the results used in Sections 7.3 and 7.4 in minutes as opposed to hours or days of computer time.

### 7.3 THRESHOLD NUMBER CALCULATIONS

We now wish to calculate the probabilities used to compute the thresholds. For each threshold, we need to calculate two probabilities, the probability that  $z_n$  is greater than k, when there is only noise present, and the probability that  $z_n$  is less than k, when there is a signal plus noise present.

## 7.3.1 Unlock-to-Lock Probabilities

When the CDU is out-of-lock, the AGC amplifier's gain is set to its maximum. This saturates the input to the ADC. Also, depending on the input signal level to the AGC amplifier, it too saturates. Thus the maximum gain of the AGC amplifier depends on the input signal level.

The input signal voltage range is 50 mV $_{\rm rms}$  to 300 mV $_{\rm rms}$  [5-1]. The measured gain is 106.4 for 50 mV $_{\rm rms}$  and 19.2 for 300 mV $_{\rm rms}$ . We also have the following values:

$$B_N = 3907 \text{ Hz}$$
 (7.3-1)

$$R = 10.5 dB = 11.22$$
 (7.3-2)

For the signal plus noise case, the worst case condition is the minimum signal level. Thus:

$$W = 50 \sqrt{2} \times 10^{-3} \text{ volts peak}$$
 (7.3-3)

Substituting into equations 7.2-9, and 7.2-10, we have:

$$\sigma_{\mathbf{x}}^2 = \frac{(106.4)^2 (0.05 \sqrt{2})^2 (3907) 2^r}{(8000) (11.22)}$$

$$\sigma_{\rm x} = (1.57)2^{\frac{\rm r}{2}}$$
 (7.3-4)

$$\mu = (106.4) (0.05 \sqrt{2})$$
 $\mu = 7.52$ 
(7.3-5)

As can be seen, if there is a signal when the CDU is out-of-lock, it will saturate the ADC.

The probability that  $z_n$  is less than k is just equation 7.2-35. Thus, to get this probability, we just substitute in equations 7.3-4 and 7.3-5.

For the noise only case, we want the maximum level of noise going into the CDU. Since we are dealing at the threshold  $ST_b/N_0$ , the maximum noise input, for a constant  $ST_b/N_0$ , occurs for the maximum signal level. Thus:

$$W = 300 \sqrt{2} \times 10^{-3} \text{ volts peak}$$
 (7.3-6)

We then get:

HORD WAS DAY

$$\sigma_{\mathbf{x}}^2 = \frac{(19.2)^2 (0.3\sqrt{2}) (3907) 2^{\mathbf{r}}}{(8000) (11.22)}$$

$$\sigma_{\mathbf{x}} = (1.70)2^{2} \tag{7.3-7}$$

$$u = 0$$
 (7.3-8)

The probability that  $z_n$  is greater than k is just 1 minus the probability that  $z_n$  is less than or equal to k, or:

$$P(z_n > k) = 1 - F_z(k)$$
 (7.3-9)

The two probabilities,  $P(z_n > LKTH)$  for noise only and  $P(z_n < LKTH)$  for signal plus noise are shown, for each bit rate, in Figures 7-3 to 7-9, which are in Section 7.4.2.

To obtain LKTH, we must find a threshold that satisfies both the probability of false lock requirement (noise only case) and the probability of not acquiring requirement (signal plus noise case). The two requirements are:

$$P_1 = P(false lock) \le 1.0 \times 10^{-4}$$
 (7.3-10)

$$P_2 = P(\text{not acquiring}) \le 1.0 \times 10^{-4}$$
 (7.3-11)

A false lock occurs when for two successive lock intervals  $z_{\rm n}$  is above LKTH. Since each interval is independent of all other intervals,

P (false lock) is just the square of the probability of  $z_n$  being greater than LKTH for one interval. Thus:

$$P_f = \sqrt{P_1} \le 1.0 \times 10^{-2}$$
 (7.3-12)

The acquisition when there is a signal must take place in 176 bits or approximately 22 eight-bit intervals. To acquire, we require two consecutive intervals with n greater than LKTH. Although we have 22 intervals, we assume that approximately two-thirds of this time is required for achieving sync. So, we assume that we have seven intervals to detect lock, in the worst case.

The requirement of not acquiring is equal to one minus the probability of acquiring. Thus, using the notations of Appendix 7A, we have

$$P(2,5) \ge 1 - 1.0 \times 10^{-4}$$

$$(7.3-13)$$
 $P(2,5) \ge 0.9999$ 

From Table 7A-2, we know that the required probability of  $z_n$  being greater than some k is 0.957. So we want the probability that  $z_n$  is less than our threshold to be:

$$P_{A} \le 1 - 0.957 = 0.043$$
 (7.3-14)

From observation of Figures 7-3 to 7-9, we see that we have plenty of margin, so we reduce our requirement to 0.001 for both  $P_f$  and  $P_A$ , to allow for the difficulty of calculating the probabilities.

#### 7.3.2 Lock-to-Unlock Probabilities

When the CDU is in-lock, the AGC amplifier's gain is set to keep the signal level going into the sample and hold equal to the value calculated in Section 5 (presented in Table 5.3-1). Thus, for any signal level, we can assume that the gain is unity and the signal level is A(r). So, for the noise only case:

$$\sigma_{\mathbf{x}}^2 = \frac{(1)^2 (A(r))^2 (3907) 2^r}{(8000) (11.22)}$$

$$\sigma_{x} = 0.0435 \, (A(r)) \, 2^{\frac{r}{2}}$$
 (7.3-15)

$$\mu = 0$$
 (7.3–16)

and, for the signal plus noise case:

$$\sigma_{x} = 0.0435 \, (A(r)) \, 2^{\frac{r}{2}}$$
 (7.3-17)

$$\mu = (1) (A)(r) = A(r)$$
 (7.3-18)

To obtain ULKTH, we must find a threshold that satisfies both the probability of dropping lock (noise only case) and the probability of false lock drop (signal plus noise case). The two requirements are:

$$P_3 = P(\text{dropping lock}) \ge 0.98$$
 (7.3-19)

$$P_4 = P(false lock drop) \le 2.5 \times 10^{-9}$$
 (7.3-20)

For the CDU to drop lock, there must be two consecutive eight-bit intervals where  $z_{\rm n}$  is less than the threshold. Since each interval is independent, we get

$$[P(z_n < ULKTH)]^2 \le 2.5 \times 10^{-9}$$
  
 $P(z_n < ULKTH) \le 5 \times 10^{-5}$  (7.3-21)

For the CDU to drop lock after removal of the signal, there must be two successive intervals with  $z_n$  less than the threshold. Thus:

$$[P(z_n < ULKTH)]^2 \ge 0.98$$

$$[1 - P(z_n \ge ULKTH)]^2 \ge 0.98$$

$$1 - P(z_n \ge ULKTH) \ge 0.99$$

$$P(z_n \ge ULKTH) \le 0.01 \qquad (7.3-22)$$

Now,  $P(z_n \ge \text{ULKTH})$  for noise only and  $P(z_n < \text{ULKTH})$  for signal plus noise are plotted together for the various bit rates in Figures 7-10 to 7-16.

## 7.4 RESULTS

Using the results of Section 7.3 and the figures presented in Section 7.4.2, we choose the bit rate dependent thresholds LKTH and ULKTH. These numbers are then verified by testing with the CDU breadboard unit. The thresholds are presented in the following section.

#### 7.4.1 Threshold Numbers

The threshold numbers are given in Table 7.4.1.

Notice that the ULKTH numbers are all close to the same value. This is due to the fact that when the CDU is in-lock, the signals are scaled so that the loops are data rate independent.

Table 7.4-1. Threshold Values

r	LKTH	ULKTH
3	130	68
4	213	70
5	166	70
6	123	68
7	180	72
8	132	70
9	190	76

## 7.4.2 Threshold Figures

# A list of the figures in this section follows:

Figure 7-3: 500 bps, Lock Threshold 250 bps, Lock Threshold Figure 7-4: Figure 7-5: 125 bps, Lock Threshold Figure 7-6: 62.5 bps, Lock Threshold Figure 7-7: 31.25 bps, Lock Threshold Figure 7-8: 15.625 bps, Lock Threshold 7.8125 bps, Lock Threshold Figure 7-9: Figure 7-10: 500 bps, Unlock Threshold 250 bps, Unlock Threshold Figure 7-11: Figure 7-12: 125 bps, Unlock Threshold Figure 7-13: 62.5 bps, Unlock Threshold Figure 7-14: 31.25 bps, Unlock Threshold Figure 7-15: 15.625 bps, Unlock Threshold Figure 7-16: 7.8125 bps, Unlock Threshold




Figure 7-3. Threshold Value, r = 3, Rate = 500 bps




Figure 7-4. Threshold Value, r = 4, Rate = 250 bps




Figure 7-5. Threshold Value, r = 5, Rate = 125 bps




Figure 7-6. Threshold Value, r = 6, Rate = 62.5 bps




Figure 7-7. Threshold Value, r = 7, Rate = 31.25 bps




Figure 7-8. Threshold Value, r = 8, Rate = 15.625 bps




Figure 7-9. Threshold Value, r = 9, Rate = 7.8125 bps




Figure 7-10. Threshold Value, r = 3, Rate = 500 bps




Figure 7-11. Threshold Value, r = 4, Rate = 250 bps




Figure 7-12. Threshold Value, r = 5, Rate = 125 bps




Figure 7-13. Threshold Value, r = 6, Rate = 62.5 bps




Figure 7-14. Threshold Value, r = 7, Rate = 31.25 bps




Figure 7-15. Threshold Value, r = 8, Rate = 15.625 bps




Figure 7-16. Threshold Value, r = 9, Rate = 7.8125 bps

- 7.5 REFERENCES
- 7-1 Albrecht, V.R., <u>Design Requirements NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.
- 7-2 <u>NASA Standard Command Detector Unit Engineering Report</u>, Motorola, February 1977.
- 7-3 Miller, Alan R., <u>Fortran Programs For Scientists and Engineers</u>, Sybex, Inc., Berkeley, 1982.

PROBABILITY THAT AN EVENT OCCURS AT LEAST TWO SUCCESSIVE TIMES DURING N TRIALS, GIVEN THE PROBABILITY OF ITS OCCURRENCE IN A SINGLE TRIAL

We wish to find the probability of an event occurring at least twice in succession in N trials. We define the following:

- P = Probability of event occurrence in a single trial (7A-1)
- (1-P) = Probability of no event occurrence in a single trial (7A-2)
- P(2,N) = Probability of at least two successive occurrences during N independent trials (7A-3)

For example, for N equal to 4 we have:

P(2,4) = Prob (2 successive in 4 trials)

+ Prob (3 successive in 4 trials)

+ Prob (4 successive in 4 trials)

$$= 3p^{2}(1-p)^{2} + 2p^{3}(1-p)p + 2p^{3}(1-p) + p^{4}$$
 (7A-4)

$$= 3p^2 - 6p^3 + 3p^4 + 4p^3 - 4p^4 + p^4$$

$$P(2,4) = 3p^2 - 2p^3 (7A-5)$$

If we define  $A_{1,N}$  as the coefficient of the ith term for N trials we can state P(2,N) as:

$$P(2,N) = \sum_{i=2}^{N} A_{i,N} P^{i}$$
 (7A-6)

Thus, calculating the  $A_{i,N}$  becomes just an exercise in combinatorics to be done on a computer. The results are shown in Table 7A-1.

Table 7A-1. Values of Ai,N

i	2	3	4	5	6	7	8	9	10	11	12
N									142	i q.	· . · . · . · ·
2	1	0									
3	2	<b>-1</b>	0	11/00/08:				+ + + +.			
<b>4</b> ,	3	-2	0	0-							
5	4	-3	-1	-1	0						
· · · · · 6	5	-4	-3	4	<b>-1</b>	0					
7.	6	-5	-6	9	-3	0	0				
8	7	-6	-10	16	<b>-5</b>	-2	1	0			
9	8	-7	_15	25	-6	-9	6	-1	<b>0</b>		
10	9	-8	-21	36	-5	-24	18	-4	O	0	
11	10	<b>-9</b>	-28	49	-1	-50	39	-7	-3	1	0
12	11	-10	-36	64	7	-90	70	-4	-18	8	-1

We now wish to find the probability of the single event, P, given P(1,N). Since we have the equation for P(2,N) (equation 7A-6 and Table 7A-1), we just need to find the root of the equation for the given value of P(1,N).

Using a root-finding algorithm based on Newton's method [7-3], a computer was programmed to find the roots for P(2,N) equal to 0.99 and 0.9999, with N in the range of 2 to 12. The results are in Table 7A-2. Note that P is just the probability of  $z_n$  being greater than some k; i.e., equation 7.2-33.

Table 7A-2. Required Single Event Probabilities

P

N	P(2,N) = 0.99	P(2,N) = 0.9999
2	0.995	0.999
3	0.990	0.999
4	0.941	0.994
5	0.910	0.990
6	0.861	0.971
7	0.823	0.957
. 8	0.785	0.933
9	0.751	0.913
10	0.721	0.890
11	0.693	0.869
12	0.668	0.848

#### SECTION 8

# SINGLE EVENT UPSETS AND SNR TELEMETRY WORD

This section provides data on two subjects that have been mentioned in other sections: the CDU's ability to handle Single Event Upsets (SEU's) and the SNR telemetry word that the CDU outputs for inclusion into the spacecraft engineering telemetry data.

# 8.1 SINGLE EVENT UPSETS

An SEU occurs when a cosmic ray hits the 80C86 or any SEU sensitive device with enough energy to change the state of a bit. This bit flip is only temporary and does not affect the microprocessor's operation after the fact. The susceptibility of a microprocessor to SEU's depends on how the chip is manufactured and how it is packaged. As of this time, the CDU project does not have sufficient information to do a detailed analysis of the effects of SEU's on the CDU. The following results are based on an assumption that the CDU will "see" 2.0 SEU's per day.

There are three things that can occur when a bit flip occurs:

- A bit in the program counter is flipped, causing the microprocessor to step through the code incorrectly or to jump to a nonexistent memory location.
- (2) A bit in one of the registers or one of the memory locations is flipped, causing one of the loop parameters to be altered.
- (3) The output data bit is flipped.

Each problem has a solution that is presented below:

- (1) A "proper operation" pulse is sent to an SEU recovery circuit, consisting of a retriggerable timer, every 125 microseconds. If this pulse is not received and the timer is allowed to timeout, the CDU undergoes an SEU reset, which resets the CPU. This causes the CDU to lose lock.
- (2) Depending on which bit in the loop parameter is flipped (the most significant, the least significant, or one in between), the error may cause the output data bit to flip, the CDU to lose lock, or nothing. As will be shown below, if the output data bit is affected, the error can be corrected and a loss of lock can be recovered from.
- (3) Assuming that we have a bit error rate of 1.0 x 10<sup>-5</sup> out of the CDU and an uplink at a rate of 31.25 bits per second for 2 hours per day, we would average 2.25 errors per day (without SEU problems). Assuming that all SEU's occur in this 2 hour period and that each SEU causes an output bit flip, we

would now average 4.25 errors per day, or a bit error rate out of the CDU of 1.9 x  $10^{-5}$ . Also assuming that the spacecraft will use the CDSDS recommended uplink code (as Galileo and Magellan do), [8-1] shows that the bit error rate after error correction will be around  $10^{-10}$ , which will prevent the SEU induced error from affecting the data stream error rate.

So in the worst case, the CDU will lose lock an additional 2 times per day as a result of SEUs.

#### 8.2 SNR TELEMETRY WORD

The SNR telemetry word allows the analysts on Earth to generate an estimate of the ST/N $_0$  that the CDU is receiving. This section will describe how to use the SNR telemetry word to generate an estimate of the ST/N $_0$ .

The network that the input signal plus noise must travel is shown in Figure 8-1. Notice that this is just the value that is used by the AGC Loop to generate an error signal and by the Lock Detector to compare against the threshold numbers.




Figure 8-1. Input Network

The input modulated signal is s(t) and the additive, white gaussian noise is n(t). The signal has peak amplitude A, thus its power, S, is equal to:

$$S = \frac{A^2}{2}$$
 (8.2-1)

This signal plus noise is bandlimited by the predetection bandpass filter, whose noise bandwidth is  $B_{N}$ . Since we have white gaussian noise, we get:

$$\sigma^2 = N_0 B_N \tag{8.2-2}$$

$$N_0 = \frac{\sigma^2}{B_N} \tag{8.2-3}$$

The ADC samples at the peak of the subcarrier sinewave. This means that the ADC has an effective voltage gain of  $\sqrt{2}$ ; thus, the noise power is increased by a factor of 2. Since the noise is zero mean, this means that the output of the ADC is a gaussian random variable with mean A and variance  $2\ \sigma^2$ . We will represent this with the notation N(A,  $2\ \sigma^2$ ). We are assuming here that we have sufficiently high ST/N<sub>0</sub> to avoid saturating the ADC, which would modify the gaussian distribution.

We then sum over the number of samples per bit,  $2^{r+1}$ . Since we are summing independent gaussian random variables, the output of this operation is  $N(2^{r+1}, 2^{r+2}, \sigma^2)$ .

Next, we take the absolute value of the sum. If we are at sufficiently high  $ST/N_0$  (say 8 dB and higher), the tail of the distribution does not contribute much to the mean and variance. So we will assume that the random variable output of the absolute value is the same as the input.

The absolute value is followed by a sum over eight bits. Again we are summing independent gaussians, so the result is  $N(2^{r+4}A, 2^{r+5}\sigma^2)$ .

Finally, to get the telemetry word, we scale the output of the sum over eight bits by the data rate dependent scaler ASCL, which gives us the distribution of the SNR telemetry word:  $N((ASCL)2^{r+4}A, (ASCL)^22^{r+5}\sigma^2)$ .

To generate the estimate of ST/N<sub>0</sub>, we observe the statistics of the SNR telemetry word. Working with the sample mean,  $\mu'$ , and the sample variance,  $\sigma'^2$ , we get the following:

$$\mu' = (ASCL) 2^{r+4} A$$
 (8.2-4)

$$\sigma^{2} = (ASCL)^{2} 2^{r+5} \sigma^{2}$$
 (8.2-5)

Which gives us:

$$A^2 = (ASCL)^{-2} 2^{-2r-8} \mu^{2}$$
 (8.2-6)

$$\sigma^2 = (ASCL)^{-2} 2^{-r-5} \sigma^{2}$$
 (8.2-7)

Also recall that:

$$T = \frac{2^{r-1}}{2000} \tag{8.2-8}$$

Using equations 8.2-1 and 8.2-3, along with equation 8.2-8, we get the following for  $ST/N_0$ :

$$ST/N_0 = (A^2/2)T/N_0$$

$$= \frac{A^2 2^{r-2} B_N}{2000}$$
(8.2-9)

Utilizing our results in equations 8.2-6 and 8.2-7, we get:

$$ST/N_{0} = \frac{(ASCL)^{-2}2^{-2r-8} \mu^{2} 2^{r-2}B_{N}}{(2000(ASCL)^{-2}2^{-r-5} \sigma^{2})}$$

$$= \left(\frac{B_{N}}{2000}\right) 2^{-5} \left(\frac{\mu^{2}}{\sigma^{2}}\right)$$

$$ST/N_{0} = \frac{B_{N}}{64000} \left(\frac{\mu^{2}}{\sigma^{2}}\right)^{2}$$
(8.2-10)

There is just one thing that remains to be done. Since we are dealing with a statistical measurement, we want to provide a confidence interval for this measurement. Since the AGC keeps the observed mean very close to the expected mean, we are only interested in a confidence interval for the variance of our measurement. From [8-2], we know that for a gaussian random variable, with n samples, the estimator of the variance,  $\sigma^{\prime\,2}$ , has a chisquare distribution with n-1 degrees of freedom. For the estimate of ST/N<sub>0</sub>, n is quite large. From [8-3], we know that for large n, the probability that

a chi-square variable is less than C is approximately equal to the probability that a N(0,1) (gaussian, mean zero, variance one) variable is less than X, where X is:

$$X = \frac{(C - n)}{\sqrt{2n}} \tag{8.2-11}$$

We want a 95% confidence interval for the true variance, VAR. This is equivalent to saying:

$$Prob(n/b \sigma'^2 < VAR < n/a \sigma'^2) = 0.95$$
 (8.2-12)

where a and b are defined as follows:

Prob 
$$(C < a) = 0.025$$
 (8.2-13)

Prob 
$$(C > b) = 0.025$$
 (8.2-14)

Using the relationship between the chi-square random variable, C, and the N(0,1) random variable, X, (equation 8.2-11), we can say:

Prob 
$$(C < a) = Prob (X < q) = 0.025$$
 (8.2-15)

Prob 
$$(C > b) = Prob (X > r) = 0.025$$
 (8.2-16)

Or, since X is a normal random variable:

$$q = -1.960$$
 (8.2-17)

$$r = 1.960$$
 (8.2-18)

Using equation 8.2-11, we get:

$$C = n + \sqrt{2n} X$$
 (8.2-19)

So:

 $a = n + \sqrt{2n} (-1.96)$  (8.2-20)

 $b = n + \sqrt{2n} (1.96)$  (8.2-21)

So, using equations 8.2-20 and 8.2-21 in equation 8.2-12 provides the confidence interval limits on the variance. To get the confidence interval on ST/N<sub>0</sub>, just substitute these limits into equation 8.2-10 in place of  $\sigma^{12}$ .

# 8.3 REFERENCES

- 8-1 J. Berner, R. McEliece, E. Posner, "Error and Erasure Probabilities for Galileo Uplink Code," <u>TDA Progress Report 42-83</u>, July-September, 1985.
- 8-2 Hogg, Robert V., and Craig, Allen T., <u>Introduction to Mathematical Statistics</u>, Fourth Edition, Macmillan Publishing Co., Inc., New York, 1978.
- 8-3 Abramowitz, Milton, and Stegum, Irene A., <u>Handbook of Mathematical</u>
  <u>Functions</u>, Dover Publications, Inc., New York, 1964.

#### SECTION 9

#### HARDWARE

The hardware of the CDU is made up of two distinct sections, the analog section and the digital section. The 80C86 microprocessor is the heart of the system; it controls both the analog and digital sections. All interfaces between the two sections are buffered and, if needed, latched. Figure 9-1 provides a block diagram of the hardware implementation.

## 9.1 ANALOG SECTION

The analog section consists of two parts, the automatic gain control amplifier (AGC amp) and the sample-and-hold/ADC. These sections receive from the digital section the AGC control word, the in-lock/out-of-lock status signal, the ADC start convert pulse, and the ADC clock; the analog section sends to the digital section the digitized samples of the input signal, which is received from the NXT. A description of the two parts of the analog section follow.




Figure 9-1. NASA Deep Space CDU Breadboard Block Diagram

# 9.1.1 Automatic Gain Control Amplifier

The AGC amp is a variable gain amplifier that is used to provide a constant amplitude signal to the sample-and-hold circuit. The AGC circuit consists of two sections, a 9-bit DAC and a dual gain amplifier. Figure 9-2 provides a diagram of the AGC amplifier circuit.

The AGC amplifier gain is controlled by a 10 bit word (the AGC control word) that is generated by the AGC software algorithm. The nine MSB's are used to control nine switches in an R-2R resistance ladder (in our case, R is 10 K). This ladder is used, along with an op amp which converts the current through the ladder into a voltage, as a digital-to-analog converter (DAC); this discrete component configuration is used because there is not a flight approved rad hard DAC available. The signal received from the NXT is applied to the input of the ladder network, which splits the resulting current between Output 1 and Output 2. The bits of the AGC control word control whether the current goes to Output 1 or Output 2. At each branch of the network, the current that flows to the next branch is one-half of the current that entered the branch. The current from DAC Output 1 is the input to the current to voltage converter, and the current from Output 2 is shunted to ground. The gain of this circuit is discussed in Section 3.2 and the algorithm that controls it is described in Section 5.




Figure 9-2. AGC Variable Gain Amplifier

The output of the current-to-voltage converter is then fed into a second op amp, which has dual selectable gains. The gain of this amplifier is selected by the status of the in-lock/out-of-lock signal. When the CDU is out-of-lock, it requires the maximum possible gain to insure acquisition of the uplink signal. When it is in-lock, the maximum gain is not desired, since it saturates the ADC and causes accumulator overflow (discussed in Section 5). Refer to Section 7 for the discussion of the in-lock/out-of-lock gain numbers.

## 9.1.2 Sample-and-Hold/ADC

The sample-and-hold/ADC circuit, consists of a track and hold (T/H) amplifier, followed by the ADC, as shown in Figure 9-3.

This circuitry is controlled by the ADC clock and the start convert pulse, which are provided by the digital section. The start convert pulse and the 0.9984 MHz ADC clock are asynchronous; thus the pulse width of the start convert pulse must be wider than the period of the ADC clock to assure that the pulse will be active during a low to high transition of the ADC clock. The start convert pulse is generated by counting down three cycles of the peripheral clock, a 2.946 MHz clock, which results in a pulse that is 1.2 microseconds wide, providing us a 20% timing margin. The start convert pulse is also used to place the track and hold amplifier in the hold state through a set/reset flip-flop.




Figure 9-3. Track/Hold Amplifier and ADC

when the ADC starts converting the ninth bit, the bit 9 output has a high to low transition. Thus, when the ADC has converted the eighth bit, this high to low transition is used to reset the flip-flop, which allows the T/H amplifier to track the input again. The eight bit converted sample is then sent to the digital section for processing by the CDU software. A timing diagram for the ADC is provided in Figure 9-4.

Considering all of the delays in the convert command circuitry, the maximum convert time is 9.2 microseconds (1.2 microsecond pulse plus eight cycles of the ADC clock); the T/H amplifier has an acquisition time of 5 microseconds to track the signal once it is released from the hold state.

Thus we require 14.2 microseconds, worst case, for each sample; the shortest possible time between the convert pulses is 15.625 microseconds, which gives this process margin of 1.425 microseconds.




Figure 9-4. ADC Conversion Timing

## 9.2 DIGITAL SECTION

The digital section is designed around the Harris 80C86 sixteen bit microprocessor and associated family of peripheral chips. It has 2 K bytes of RAM for temporary storage of program variables and 4 K bytes of ROM for storage of the operating system software. A programmable timer is used along with a crystal controlled clock to generate all of the needed clock signals. SEU protection circuitry is provided as discussed in Section 9.2.2. All of the microprocessor I/O is performed through memory mapping, and is latched, using the device select. A block diagram of the digital section is provided in Figure 9-5.

## 9.2.1 System Timing

The CDU basic clock is generated by a crystal controlled 82C85 clock controller/generator. A crystal frequency of 14.976 MHz was selected to provide a frequency (4.992 MHz) that is as close to the 80C86's maximum clock

rate of 5 MHz as possible while providing a clock period that is an integer multiple of the subcarrier period so that it can be used for generating exact timing between the error and data samples.




Figure 9-5. Digital Block Diagram

#### 9.2.2 Single Event Upsets

Although the 80C86 is radiation hardened to 100 K rads, it is still susceptible to single event upsets. The CDU design provides the ability to detect and recover from single event upsets (SEUs).

There are two types of SEUs, soft and hard. Soft SEUs are non-detectable occurrences, such as flag bits being changed, data values being changed, instructions being changed from one valid instruction to another, and address bits being changed from one valid address to another. Hard SEUs are detectable and could appear as an instruction being changed to a nonexistent instruction, or an address being changed to an illegal or nonexistent address; either of these could cause an unprotected system to fail. Soft SEUs might cause a loss of lock, which is recoverable; however, a hard SEU could result in an SEU induced processor halt or an endless loop state, which would require external intervention to correct. To eliminate the need for this external intervention, the CDU design provides an SEU protection circuit.

## 9.2.2.1 Single Event Upset Protection Circuit

The SEU protection scheme is made up of two parts: software generated proper operation (PO) pulse when there is no detected SEU and hardware external from the microprocessor which is SEU immune that resets the CPU if the PO pulse is not received. The PO pulse is sent by the software every 125 microseconds if a hard SEU has not affected the CDU's operation.

The SEU reset circuit consists of two stages, a retriggerable single shot and a non-retriggerable single shot, as shown in Figure 9-6. As long as the PO pulse is received, the output of the first single shot is kept in the active high state, which in turn keeps the output of the second stage in the quiescent low state. The output of the second stage is logically OR'ed with the power-on reset signal and fed indirectly to the reset input of the CPU through the 82C85 clock chip. The reset pulse is also fed back to the input of the first stage to reset its timeout period in the event of multiple SEU hits.




Figure 9-6. SEU Reset Circuit

Figure 9-7 provides a timing diagram of the protection circuitry in the event of an SEU. As can be seen, if the next PO pulse is not received 190 microseconds after the last PO pulse, the output of the first stage will fall to the low state, which triggers the second stage's 3 microsecond reset pulse. This reset pulse resets the CPU and the first stage. The reset causes the CPU to reinitialize itself, restart the PO pulses, and begin to reacquire the uplink signal. If an additional SEU were to occur, the procedure would repeat itself.

# 9.2.2.2 Single Event Upset Timing Considerations

In order for the 80C86 microprocessor to recognize an external reset, its reset pin must be held active for at least 4 clock cycles, which is equal to 800 nanoseconds for a 5 MHz clock. The reset pulse of the recovery circuit is 3 microseconds wide, or 3.75 times as large as needed, providing

ample timing margin. Worst-case circuit analysis (WCCA) [9-1] shows that the timing for the first stage of the recovery circuit may vary by  $\pm 27.5\%$ . This is shown in Figure 9-8.




Figure 9-7. Protection Circuit Timing Diagram

As can be seen, the 190 microsecond pulse width can vary from 137.7 microseconds to 242.25 microseconds. Comparing these WCCA times with the 125 microsecond PO pulse, we see that we have a drift margin of 12.75 microseconds for the 137.75 microsecond pulse, and a drift margin of 7.75 microseconds for the 242.25 microsecond pulse. Also, there is a further timing requirement that the PO pulses be separated by at least 40% of the first stage's pulse width (242.25 microseconds in the worst case), or 97 microseconds. Thus, we get the following constraint on the period of the PO pulse: 97 microseconds < PO < 137.75 microseconds. The PO pulse itself may also vary, once per bit time, due to the timing bump applied by the Subcarrier Tracking Loop (see Section 4). In the case of a maximum bump, the PO pulse period would be 133 microseconds; for a minimum bump, the period would be 118 microseconds. Thus, for all values of subcarrier bumps and for all possible timing variations of the first stage, the PO pulse will prevent the SEU protection circuitry from falsely resetting the CDU. This means that, if the PO pulse does not retrigger the first stage and the CDU is reset, an SEU has indeed occurred.




Figure 9-8. Timing for First Stage Recovery Circuit

REFERENCES 9.3 Kleiner, Charles T., NASA Deep Space Command Detector Unit 9-1 Worst-Case Circuit Analysis, December 1986. The TTL Data Book for Design Engineers, Texas Instruments, Inc., 9-2 1973. 1984 Harris CMOS Digital Data Book, Harris Corporation, 1984. 9-3 Rad-Hard/Hi-Rel CICD Data Book, Harris Corporation, 1987. 9-4 1986 Analog Data Book, Harris Corporation, 1986. 9-5 RCA CMOS Integrated Circuits, RCA Corporation, 1983. 9-6 Albrecht, V.R., Design Requirement NASA Deep Space Command Detector 9-7 Unit, DM514438, Rev. A, August 21, 1986. Data Conversion Products 1984, Micro Networks/Unitrode, 1984. 9-8 Schematic Diagram, NASA Deep Space Command Detector Unit, 10122813, 9-9 Rev. A.

#### SECTION 10

#### CDU SOFTWARE

It is the software that implements all of the algorithms discussed in Part II of this report. The software is written in 80C86 assembly language and is burned into a PROM. The CDU cannot be reprogrammed in flight.

This section will discuss five aspects of the software design and operation: choice of language, sampling scheme, software sectionalization, software output, and SEU handling. There are also two appendices: Appendix A presents the software flowcharts, and Appendix B provides the assembled code.

# 10.1 CHOICE OF LANGUAGE

In general, it is preferred that software be written in a higher level language, such as the C programming language, to create a program that is easy to maintain and to transfer from machine to machine. However, there were four reasons why the CDU could not use a higher level language and was forced to use the native 80C86 assembly language. These reasons are:

- (1) Speed of resultant code Assembly language code is faster by at least a factor of two. This speed is mandatory to complete the necessary computations within the allotted time between samples.
- (2) Size of resultant code Assembly language programming produces code that requires less storage than equivalent C code.
- (3) Access to hardware devices There is no provision in the C programming language for access to memory mapped device registers or I/O ports. This access is required for the CDU.
- (4) Synchronization The C programming language makes no provisions for task or program synchronization with external events. The CDU is required to be able to track the subcarrier's zero crossings.

Thus, for the above reasons, the CDU was programmed in 80C86 assembly language. This choice provides sufficient CPU cycles in each section of the program to perform the needed computations when executing the longest path.

## 10.2 SAMPLING SCHEME

To perform correctly, the software must be synchronized with the uplink subcarrier zero crossings. Since it is impossible to exactly calculate the time for the next sample in software (due to branch jumps), the

synchronization is obtained by using the 80C86's WAIT instruction and a programmable interval timer chip.

As is described in Section 4, the Subcarrier Tracking Loop tracks the zero crossings of the sinewave subcarrier. The software achieves this synchronization by adjusting timing intervals between the samples. As can be seen in Figure 10-1, if the software takes the sample at the zero crossing, it must take a sample 15.625 microseconds later and then sample the zero crossing again 109.375 microseconds after that.

The software controls the hardware to do this. The 80C86 has an instruction, the WAIT instruction, that causes operations to be suspended until a signal is asserted on the TEST pin of the 80C86. This signal is generated by the 82C54 programmable interval timer. The timer is programmed to operate as a divide-by-N counter. At the end of each N count, the counter reloads the value of N and starts counting again. Thus, the timer can have the next count loaded into its buffer before it finishes counting, allowing the software to program different sampling periods before executing the WAIT instruction. In other words, when the timer causes the operation suspension to end so that the error sample can be taken, the time to count until the data sample is already in the timer's buffer. So the new time is loaded in and the timer starts counting down.




Figure 10-1. Sample Timing

The sequence of operation is as follows: The counter counts down a programmed number of microprocessor clock cycles, issues a pulse, reloads the count down start with the value in its buffer and starts counting down again. When the signal is issued by the counter, the ADC starts converting and the microprocessor "wakes up". Upon "waking up", the program places in the counter's buffer the next value to be counted down from and then does its computations. When it is finished with its computations, the program executes the WAIT instruction again and waits for the next sample command.

Every other subcarrier cycle an error sample and a data sample are taken, with the data sample being taken one-quarter of a subcarrier cycle after the error (subcarrier zero crossing) sample. The data sample is taken 15.625 microseconds after the error sample, and if the CDU is in perfect sync, the next error sample is taken 109.375 microseconds after the data sample. If the CDU is not in perfect sync with the subcarrier, once per bit the time between the data sample and the error sample is adjusted to correct the offset (this is known as the subcarrier bump). This correction, adjusting the number of clock cycles between the samples, converts the phase error of the subcarrier tracking loop into the appropriate number of clock cycles. A lookup table, stored in ROM, provides the conversion values.

#### 10.3 SOFTWARE DESCRIPTION

The CDU's software can be broken down into four distinct sections: initialize (INIT), normal (NORM), midbit (MB), and end-of-bit (EOB). Each of the CDU's algorithms are implemented in one or more of these sections.

Figure 10-2 provides a graphical representation of the algorithmic breakdown. While the flowcharts of the individual algorithms are given in Appendix A, a brief description of the four software sections follows:

#### 10.3.1 INIT

When the CDU is reset, either by a power-on reset, an SEU reset, or a data rate change, the software reinitializes itself by entering the INIT routine. Once inside INIT, the following functions are performed:

First, the hardware counters are initialized. Then the AGC amplifier is set to the maximum gain and the CDU is placed in the out-of-lock state. The error, data, and midphase accumulators are then cleared. The data rate is then input and used to look up the in-lock BSCL, the out-of-lock BSCL, ESCL/ASCL, LKTH, NSB2, and ULKTH from tables stored in ROM and indexed by the data rate. The roundoff factors for the two BSCL values and ESCL/ASCL are calculated next. The number of samples in a quarter bit, NSB4, is calculated from the number of samples in a half bit, NSB2. Finally, any remaining internal variables, such as loop counters, subcarrier loop accumulators, etc., are reset. Control is then passed to the routine NORM.




Figure 10-2. CDU Processor Timing

#### 10.3.2 NORM

The NORM routine has the job of accumulating the samples in between the operation of the MB or EOB routines. NORM also outputs the CDU Telemetry status and SNR data words at the appropriate times, and it also checks for a data rate change. A brief description of the flow follows.

The error and data samples are taken and accumulated. This procedure includes the setting of the programmable timer to countdown the time to the next sample. Then, NORM checks to see if it is time to output the SNR data; if it is, the SNR word is sent. The next thing that NORM does is check to see if it is time to output the Telemetry status word; if it is, the word is sent. The data rate input is then checked; if the data rate has changed, control jumps to the INIT routine. If the data rate has not changed, the subcarrier cycle counter is incremented by one. When this counter is equal to NSB2, the counter is reset and a decision is made to either jump to MB or jump to EOB. Otherwise, NORM loops back to the beginning of NORM.

## 10.3.3 MB

The MB routine takes place once each data bit period, at the predicted midbit position. It is four sample periods (eight subcarrier periods) in length; thus it accumulates four sets of error and data samples. A brief description of what takes place follows:

First, the Lock Detection algorithm is performed. Then the second order portion (the integration) of the Subcarrier Tracking Loop algorithm is done. Next, the Bit Synch Tracking algorithm is completed. In this loop, MB checks to see if there have been 64 consecutive bits without a transition. If this is the case, the bit sync bump is set to NSB4. If there has been a transition in the last 64 bits, the bit sync bump is set to the value obtained from the Bit Sync Loop. Finally, the bit sync bump is applied. This is done by varying the number of samples between MB and EOB (by adjusting the subcarrier cycle counter), which is the same as varying the number of times that NORM is run between MB and EOB. Control then jumps to the NORM routine.

#### 10.3.4 EOB

The EOB routine takes place at the predicted end of each bit. It is five sample periods (ten subcarrier periods) in length; thus it contains five sets of error and data sample and accumulates. Briefly, the routine proceeds as follows.

First, the Subcarrier Tracking Loop calculations, which were started in MB are completed. Then the subcarrier bump is applied. The subcarrier bump is accomplished by using the result of the Subcarrier Tracking Loop as an index for a lookup table of times to program the programmable sampling timer. These times allow the CDU to adjust the time between the data sample and the error sample to try to get the error sample to occur at the subcarrier's zero crossing. After the subcarrier bump is applied, EOB does the AGC Loop calculations. Finally, control jumps to the NORM routine.

#### 10.4 SOFTWARE OUTPUT

In addition to command data, bit timing, and lock indicator signals, the CDU software also outputs two bytes of information, the CDU Status Word and the CDU SNR Word.

## 10.4.1 CDU Status Word

The CDU outputs an eight bit byte of status information with the following format:

<u>Bit</u>	Numbe	<b>E</b>		<u>B</u> :	t Des	cript	ion:
	1	garani Are Maran			rate		
	2		r dr. gitw. dr. ba	Data	rate	bit MSB	2
	4		35 36	CDU	lock	stati	1S
	5			SEU	reset	indi	cator
	6			Not	used		
	7			Not	used		
	8			Not	used		

Where bit 1 is the least significant bit and bit 8 is the most significant bit.

## 10.4.2 CDU SNR Word

The SNR word is the sum over eight bit times of the absolute value of the data accumulator, scaled by ASCL. This is used to provide an estimate of the uplink SNR (see Section 8).

#### 10.5 SEU HANDLING

Of the several things that an SEU can do to the CDU, only two conditions exist that could potentially cause the CDU to go into a state from which it could not recover by itself: an endless loop caused by a mis-jump into nonexistent memory or a CPU halt caused by temporary malfunction of the internal CPU sequencing system.

In order to allow the CDU to recover from either of these two conditions, the program provides a "proper operation" signal to the hardware SEU recovery system every 125 microseconds (every other subcarrier cycle). If this signal is not received by the recovery system in time, the system will order an SEU reset, which is the equivalent to a power-on reset (but the power is not cycled off/on). The first CDU status word sent after the reset will indicate a SEU reset has occurred.

10.6 REFERENCES

10-1 Albrecht, V.R., <u>Design Requirement NASA Deep Space Command Detector Unit</u>, DM514438, Rev. A, August 1986.

10-2 Harris Corporation, CMOS Digital Design Data Book, Vol. 5, 1986.

# APPENDIX A

# SOFTWARE FLOW CHARTS




Figure A-1. Data Detection Algorithm




Figure A-2. Lock Detection Algorithm




Figure A-3. Subcarrier Tracking Algorithm




Figure A-3. Subcarrier Tracking Algorithm (Continued)




Figure A-4. Bit Tracking Algorithm




Figure A-4. Bit Tracking Algorithm (Continued)




Figure A-4. Bit Tracking Algorithm (Continued)




Figure A-4. Bit Tracking Algorithm (Continued)




Figure A-5. Automatic Gain Control Algorithm




Figure A-5. Automatic Gain Control Algorithm (Continued)




Figure A-5. Automatic Gain Control Algorithm (Continued)

APPENDIX B

DOS 8086/87/88/186 MACRO ASSEMBLER V2.0 ASSEMBLY OF MODULE CDU86 OBJECT MODULE PLACED IN CDUFLT.OBJ
ASSEMBLER INVOKED BY: C:\INTEL\ASM86.EXE CDUFLT.ASM

# Absolute value of word register. Address of analog to digital converter.
Address of age amp control register.
The largest AGC control register.
Address of 82C54 (U 29) control reg.
Clock zero data reg.
Clock zero data reg.
Clock one data reg.
Clock wo data reg.
Clock wo data reg.
Clock wo data reg. ; Clear word register. ; Clear byte register. SOFTWARE FROZEN ... rb, rb FW, FW FW, FW 23 Program code for CDU-86. test ---xor ) xor CodeMacro Cir destiRb Segfix dest DB 32h ModRM dest, dest EndM CodeMacro Clr destiRw Segfix dest BodFix dest 33h ModRM dest, dest EndM . . . . . . 31-Mar-86 Rev: 861201.0 Flight Version name cdu86 Abstract: Dates Files \*SYMBOLS SOURCE LINE C MACRO C MACRO C MACRO OBJ 200

data to error sample,

OBJ

20

The ms byte of the above.

Cycle count from data to error sample
Cycle count from data to error sample
From error sample to the subcarrier bump.
From error sample to data sample.

MS byte output bit position for data bit.

If equal to one assemble all debug code.

Shift count used with icto.

Shift count used with ictt.

Musber of bits before bit sync bump.

Address of he input / coutput port.

Base address of random access memory.

Output position of lock2 in serial word.
Output position for reset in serial word.
Output position for reset in serial word.
Output bit position for bit timing signal.

Address

Base address of the read only memory. Number of samples per module. The middle entry in the sc bump table. The number of entrys in the sc bump table. The number of entrys system.

Address of

Subcarrier sample macro. Takes both error and data samples.

assume csiabs seg, dsiabs seg abs seg segment at 0

ога орооон

7

; All vars should be in RAM.

10-23

D000

02/18/87 PA			lock.				appen. ed by two. ed by four.					
16136158			scale factor. I dwhen in lock. I lock. out of lock. If constant.	#32-bit ddcc.	2	threshhold.	no transitions h les per bit divid les per bit divid . Lock. Boolean.		threshhold.	word when in-lock ouffer. touffer.	addresses.	
		Boolean.	Boolean. Current bit sync Scale factor use Round-off when it Scale factor use Scale factor use Current found of	High How 16-bits of bits	Boolean. Also used as a	Unlock to lock Boolean. Boolean.	Bump used when no Number of samples Number of samples Not Time to Do Lo	Boolean	Lock to unlock Boolean. Boolean.	Basic cutput, old data rate. Serial output	hardware dependent a	
		. 3 3 3		3333		33333	All the second s	>>>>			s bound to	
CDU86	SOURCE .	cision	in in out out out out out	00 		Intt Inocki Inocki	nalst nootet nootet nootet noote noote	30 7	trai clkth waith ti	i Bytes.  il colddr  coutput soutput	† Device registers	
ASSEMBLER	LUNE 1006	00	111111111 1004840		GG CH CH CH	CACADITURE	111111 1200 1200 1200 1200 1200 1200 12	10111 10444 10010	A444	######################################	111111 1111111 11111111111111111111111	i i
18/186 MACRO				~~~~	0.0.0.0.	01 0- 0- 0- 0- 0- 0- 0- 0- 0- 0- 0- 0- 0-	· C·	~~~~	•••••			
8086/87/88/186	LOC OBJ	****	D0000 D000 D0000 D000 D0000 D0000 D0000 D0000 D0000 D0000 D0000 D0000 D0	~~~~		~~~~ ~~~~ ~~~~~ ~~~~~	~~~~~~ ~~~~~~~	******** *****************************		D04C 22 D04B 22 D04F 22 D04F 22	<b>4</b> 000	

			гд овооо́н	19006 б	2 8805H	F9 9000H	Fg 8800H	rg 9002H	го 8802 <del>у</del>	org 9004H	rg 8804H b	га осооон Б	org 0E000H	org 8008H	org 8020H
CDU86	SOURCE	atod	o o o o	ccw_1 d	ccw_2 d	cc0_1 0	2 cc0_2 d	2 cc1_1 d	2 cc1_2 d	cc2_1	2 cc2_2 d	22 22 Pio do	 	sio	Ĺ
ASSEMBLER	LINE	++	W4W-01	~ + + +		0.00	, o-a	0407 1111	7.00°0	NO Z	0.45.0	2222	6464	0000	20000 10000 10000 10000
186 MACRO /															
8086/87/88/	LBO DOL	A000 77	B000 2727	9006 9006	8806 77	9000 27	8800 8800 9800	9002 9002 ??	8802 8802 ??	9004 9004 22	8804 8804 22	C0000 C0000 22	E000 ??	8008 8008 22	8020 8020 ??

% 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		bl Store back in RAM For later output. Clear high byte for 16-bit math. Make it a word pointer.	at bscl_in_table_+ OF000H	Macro left bscl in in cx, now cx is bscl in 1. bscl in rnd is 2. (bscl in - 1) rnd, dx bscl in Used as round-off const in lock.	bscl_(	Macro left bsclout in cx, now ex is bsclout - 1. bsclout rnd is 2 ^ (bsclout - 1) t_rnd, dx bsclout rnd is 2 ^ (bsclout - 1)	et esci table + 0F000H	flet the seu reset system know what's what.	・ 一般の一般の一般の一般の一般の一般の一般の一般の一般の一般の一般の一般の一般の一	Load with a bit.  Cx. is now escill 1.  Cx. is now escill 1.  Escil the bit left.  Bound-off constant for ddcc.	set ikth table - OFOCOH	set nsb2_table + OFOOOH ] cx	cx Store it in ram also. Calculate notran as nsb4 + 1.
	•	bl, al soutput, an	bx, offse bx, ax cx, [bx] bscl_in,	dx, 1 dx, cl	bx, offset bx, ax cx, [bx] _bscl_out,	dx, 1 dx, c1 bsel_out.	bx, offs	sec, al	ex, [bx]	4 × × × × × × × × × × × × × × × × × × ×	bx, offset bx, ax ex, bx] -1kth, cx	bx, offset bx, ax cx, [bx] nsb2, cx	ex, 1 ex ex notran,
<b>CDU86</b>	SOURCE		> D > 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	B S S S S S S S S S S S S S S S S S S S	22 - 30 - 30 - 30 - 30 - 30 - 30 - 30	2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	App e	X X X X X X X X X X X X X X X X X X X	>0E	> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	++2 ++2 ++2 ++2 ++2 ++2 ++3 ++3 ++3 ++3	sar anov inc mov
O ASSEMBLER	LINE	2222 2722 1222 1264	2000 2000 2000 2000	244444 244444 244444444444444444444444	28782 28888 28888 28888	240000 240000 24004	295	0000 0000 0000	00000000000000000000000000000000000000	20000000000000000000000000000000000000			2000000 2000000 2000000 20000000
BOB6787/88/186 MACRO ASSEMBLER	Loc obj	0087 0AD8 0089 881E4FD0 008D 32E4 008F D1E0	0091 BB4CF790 0095 03D8 0097 BB0F 0099 890E0AD0	009D BA0100 00A0 49 00A1 D3E2 00A3 89160CD0	00A7 BB5AF790 00AB 03D8 00AD 8B0F 00AF 890E0ED0	00B3 BA0100 00B5 49 00B7 D3E2 00B9 891610D0	00BD BB78F790 00C1 03D8		00C6 8B0F 00C8 890E22D0	00CC BA0100 00CF 49 00D0 D3EZ 00D2 B9163AD0 00D6 89161BD0	00DA BB86F790 00DE 03D8 00E0 BB0F 00E2 890E2BD0	00E6 BB94F790 00EA 03DB 00EC BB0F 00EE 690E34D0	00F2 D1F9 00F4 890E36D0 00F8 41 00F9 890E32D0

7

1	PAGE																										·do	
	02/18/87									ut.	n done then Itogether:					bit.				word.			bit.		• pa		tart from t	
	16:36:58			ater. overflow.			by saved.			för snr output	sio hase been done the			snr check.		i/o for this	. 1		output.	serial output			Mth		ste has changed.	ir then	constants and start from top.	ount
		歌等 · · · · · · · · · · · · · · · · · · ·	the data sample	d dacc.	dace.		store if	6. Bacc.		See if it is time for	t Mth bit or power serial			nr word is in	the	other serial	4	seriai tim lockž status	t then do	lock2 bit in m	+44	Date the output.	We are now done with this		out junk bits	new dr != old dr then	reinitialize cor	Fetch the cycle count
			Get t	Save Dod 4	; "Store"		Don, t	; "Store"			If not	Kering Kering Kering Kering Kering		ž.	Sa ta	Skip		Terco	-4	4		Gate	OCH * We		Mask out	If n		Fetch
	*	\$1.	atod	×	×	· · · · · · · · · · · · · · · · · · ·	<b>d</b>	хp	10 M 10 M 10 M	bit m		eobmb		sur_check	. !	\$10 not done;		_soutput_ _lock2		, 1 sh1 03H			TONE,		pio	all olddr		scat
			•	X X		\$	dx L262	o dq		×	XX	×	1 1 00	X.	1 LO	300	,	D X	5.00 0.200	n n		3	Pito Pito Pito Pito Pito Pito Pito Pito	Į.	, .	n 400	init	a X
		20 S 20 S 20 S	>04 24	2 > D	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	12	90	) 0		> 0 E	100	) (	, , ,	> OE	> o E	Jaov Jap	ं हैं अ	> o	25	ō	3	> > = =	> > © @	1 17 1 1 21 1 25 1	>0 E	e a	jmp	<b>^</b> ○€
	CD086	SOURCE				LY01:			1.2021								n100:				n 200:			1300		to Va	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	n400;
						-7 + +				4 2 2 2 2 3 3 4 4 4 5 4 5 4 5 4 5 4 5 4 5 6 5 6 5 6 5	1 S		· ·			7				7			77				١.	
	8086/87/88/186 MACRO ASSEMBLER	LINE	381	0000 0000 0000	386	368	040	70°	1000 1000	900 900 900	400 400	401	4 4 600 64	400	400	444	4.4	7 4	44	444	121	422	4 4.	426	427	44	4.4	444 9000 940
	6 MACRO														280	00000							00000			0	100000	
	87/88/16	OBJ	A000A0	98800 03C4	SBEO	: -	03D5 7002	BBEA	まって できない	A106D0	0108 7338	£120D0	D108 7212	4	A22080	25 25 25	9	BB1E2CD	D1DB 7302	9000	00000	A 2 1 080	C70606D000000		X000C0	34064DD0 7403	E91DFE	A13CD0
	6086/	100	0188	9000 9000 9000	0195	-	0197	019B	0190	01.90	0144	1.5	01AB 01AD	·	000	~~	101	10	010	0100	SE	10	0 A	OIEO	0150	OIES 01E9	01EB	01EE 01EE

ы	
₻	
PAGE	
_	
E.	
₹	
œ	
~	
2/18/87	
0	
œ	
ŝ	
~	
36128	
••	
9	
-	

PAGE						t . i									
16136158 02/18/87		and increment. Save new value. If we have spent half a bit in norm then move to echonor mb.	o another		op as		Sync for error sample. Reset SEU	"Load" eacc. Get the error sample. Convert atod imput into two's comp word. eacc — error_sample	Sync for data sample. If sub overflowed then don't store.	"Store" each	Get the data sample. Save copy for later. Add dacc. Don't store if overflow.	dacc	ىدن	TOTOTAL STATE OF THE STATE OF T	Do eob next.
		() H	<u>.</u>	O H Scat	• ••					. ***	• •			•	••
•		scnt, ax	E LOC	scnt, 04H sio not done,	9		500 1 22H	in a a	Ccco_1, 4EH Ccco_1, 00H	× 0	al, atod dx, ax LY04 sp	× ne .	LC .	xp •dq	gobmb, 01H
	10 12	1000 0000 0000	n i	>>> F	Jap		BBS.	.>>30 0000 0000	133£	> 0	> 3 > 5 0 0 0 0	) (E	) o d	> 0 E	MOV
CDU86	SOURCE			1200°	er se	ab i			de .	LX031		LY04:		LZ051	
	· · · · · · · · ·	.cs.000		4 + 4 +	100-	VW48	++++	****			40000 11111	20-00 	040 +++	محمه خشر:	0
8086/87/88/186 MACRO ASSEMBLER	OBJ	436 A33CD0 A33B0634D0 438	968FF	C7063CD00400 445 C7063ED00100 445 D00B	02		B 200E0 506009022		9B CC60600904E CC606009000	8BF2 47	A000A0 477 98 8BD0 477 7002 477			88EA	C70620D00100
3/9808	9	01F2 01F2 01F5		00200 00204 00204 00204	211	0214	4500	0000 22222 22222 24422	0222A 0222B 0230 0235	237	02230 02330 02330 0234 1170	243	00	0249 024B	024B

-													
02/18/87			•	÷			1 10ck2.					t lock2.	
16:36:58		then	tion code	out of lock. lock test.	block 1.	10 10 10 10 10 10 10 10 10 10 10 10 10 1	don't set	ax. ck so const.		old then		don't set	A
		do lock	lock detection	ump to in i	skip	then	pass			k threshhold	is OOH then	st pass,	
		time to	over	l se L	ddcc agair lock then	ic is 00H	; first	a fast 00H into we are out-of-1 i gets bsc1 out.		c > lock th		; first	
		j If not	; skip	j otherw	; Check ; If in	If jag	HT0	S S S S S S S S S S S S S S S S S S S	<b>H</b> 00	If ddec	n in jage	01Н	Н00
				K2	tc2	nd decision	_	sion, out, out,			d decision	_	•
	•43	ax, ntdl	m800	ax, lock2	ax, ddcc2 ax, ulkth	Locki, ax 2nd ax 200 mz 00	2nd_decision	ax, 2nd deciax, 1nd deciax, 1nd deciax, 1nd deciax, 1nd deciax, 2nd deciax, 2n	2nd decision, lock1, 01H m700	ax, ddcc2 bx, lkth bxoax	105K1, 4x; 2m, m500	2nd_decision m700	lock2, 01H Znd_decision
₩ \$		90¢ 10¢	dwj	rer Jac	yes Ombo	2000 2000 2000	you duf	10 E E E E E E E E E E E E E E E E E E E	>> d >> d -> d -> d	- 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000 000 000	you deb	> 0 E
CDU86	SOURCE		i.	m100;				m200\$	#300 t	m400;			m 500 t
o,			c. 'a			<b>-</b> -		7		i iv	: :	7	
ASSEMBLER	LINE	444 444 1000	144 100 100	4440 0000 0000 0000	2000 2000 1000 1000 1000	10000 10000		00000000000000000000000000000000000000	1000000 100000 140000			0000 044	30000 30000 30000 30000
MACRO					÷.	•	0		00		•	0	00
W 98					ō	0000	00010		000000	9 A	00000	00D00100	000100
80867877887186	овл	A138D0 D1D8 7303	E94000	A12CD0 D1D8 7345	A118D0 3B0646D0 792D	C7062AD000000 A100D0 D0D8 7209	C70600D00100 EB6F90	33C0 A32CD0 A30CD0 A10CD0 A110D0 A312D0 EB5890	C70600D000 C7062AD001 EB4990	A118D0 8B1E28D0 3BD8 7931	C7062AD00100 A100D0 D0D8 7209	C70600D EB2890	C7062CD00100 C70600D000000
60867	ပ ဒ	444	0258	025B 025B 025E 0260	0252 0255 0269	026B 0271 0274 0276	0278 027E	00288 00288 00288 00288 00288 00288 00288 00288	0298 0298 029E 02A4	02A7 02A7 02AA 02AE 02B0	02B2 02B8 02BB 02BD	02BF 02CS	02CB 02CB 02CE
	800	5 17 M Dec	1.00	4 G. Sec		No G. 5	·	arthetic and the second	11 dy 3	The state of the state of	transport of		

PAGE																			
02/18/87								comp word.		store.									
16:36:58		const.		-off const.		le.		into two s							ived.			tracking stuff	
-		eare out of lock gets backin. with round-off co		with zero. with round-off		error sample	r samp	rtod input	data sample.	overflowed then don't	* 500 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	data sample.	dacc. tstore if overflow.	dacc.	to copy saved.	macc.		order sc tra lctt ) >= 1	
		Mov. Dsc1 Skae		Load MSW V	1	Sync for error Reset SEU		Convert &	Sync for	I If sub ov	. Store .	; Get the d	Save copy Add dacc.	; "Store" d	Add macc to Don't store	; "Store" m		Second or	
		bscl_in in bscl_in bscl_in rnd	2nd decision, 00H	col rnd			02H		46H			Po						ictt OH ×	
		ax, bscl bscl, ax ax, bscl bscl_rnd,	2nd de	ddcc1, 0	# (#)	2000	dx, si o	dx, ax	000	LXOS	si, dx	al, atod	dx, ax	Sp, 4X	dx bb	pp, dx		ax, ich	
	 * 	>>>> 0000E EBBET	>> %	>>> 000 EEE		wait	>>>> 0000	s cb cb	Sea Sea Sea Sea Sea Sea Sea Sea Sea Sea	0	>0m	> 1 04 E	* > P	>0 <b>E</b>	p of	, OE		abov absval	L.
CDU86	SOURCE		1009m	m700;	#800							TX06:			LY07:		LZ081		
ASSEMBLER	L1NE	444420 47.0000	000000 000000 10004	เปลดเลย เกลด เกลด เกลด เกลด เกลด เกลด เกลด เกลด	2621 2621 1	5000 5000 5000 5000 5000 5000 5000 500	2567 2687 2687 2687 2687 2687 2687 2687 26	570 +1	2500 2700 2700 444 444	576 + 2	578 +1	580 +2	583 583 584 585 585 585	586 +1 587 +1	2000 2000 2000 2000 2000 2000 2000 200	266	595	1 2 2 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	<b>)</b>
8086/87/88/186 MACRO ASSE	OBC.	A10AD0 A30BD0 A10CD0 A31D0 EB0D90	C70800000000 C7082AD00000	C70616D00000 A13AD0 A318D0		7B 1,200E0	C50509012 C50509002 BBD5 A000A0	98 2BD0	9B C60600904E	7002	8BF2	0V000 <b>7</b>	980 03C4 7002	BBEO	03D5 7002	BBEA		A126D0 85C07902F7D8 BBB000	Sauce
8086/8	201	02D4 A 02D7 A 02DD A 02DD A	02E3 02E3 02E9	02EF 02FF 02FS	O2FB	2FE	0304 0304	30E	0311	310	031E	320	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7	092C 092C	0330	0332	0000	"

PAGE										•										
02/18/87	一 一 ・ の できる					nt to ictt.	y ECF1.			what's what.									400	indication.
16:36:58		CRAGC1.		.:	ပ္က	off consta	ing right b			SYSTEM KNOW What's	: :::::::::::::::::::::::::::::::::::		• di			d-phase acc flow.			4	mid bit
		TO WELL THE STREET STRE	If ict < 0 then	set it to - RAGC	Else set it to RAGC	) Else ictt = ictt. 1) =	e ictt by shifting right by ECF1 mid-phase acc in RAM.	関の10円 20円 10円 10円 10円 10円 10円 10円 10円 10円 10円 1	error san	Let the seu reset s	"Load" eacc. Get the error sample	- error sample	Sync for data sampl	Store" each.	Get the data sample.	First sample for mid-phase Add dacc. Don't store if overflow.	"Store" dacs.		4 5 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4	04H) Clear as a j Write the output wo
			i	•••	<b>3</b>	; Else	Scale Store			i.	. Get	opea 6	Byng.	; *Stc	Get	PAG Page	: "St		÷	04H)
		axionictt	×*0006	×	ax, bx	ictt, ax	ci, 05H ax, ci icti, ax tmp, bp			men, al	cco_1, 22H cco_1, 02H dx; si	dx, ax	00011 4EH	xp 1:s	al, atod	bp. ax axisp m1200	- X		***************************************	all not (1 shl
			te st	5	<b>^</b> 0₩	A d d	E & E E	Sample.	wait	No.	>>>>	s co	wait mov jov	) OE	>3	200	>0 € <b>30</b>			× 0 × 0
CDU86	SOURCE				#800 t	m1000;	987 5 7 1 7 2 7	**							m1100;			m1200:	******	_
MACRO ASSEMBLER		-000 -000 -000 -000 -000 -000 -000 -00	0.49 0.00 0.48	606 604 604	609	612 613 614 +1	615 617 618 618	620 620	622 623 +1	624 +1	25.00 25.00	900	4 + + + + + + +	\ 000 000 000 000 000 000 000 000 000 00	2.00 4.44 0.11	9999 444 1040	64.4 64.4	0.004 0.004 0.00	651 652 653	6656 6556 445
/87/88/186 MACRO	<b>PBO</b>	7508	85C0 7902	F7DB	8BC3	A326D0 051000	B105 D3F8 A324D0 892E42D0	(各种的)。 (各种的)。 (各种的)。	9B	A200E0	C606009022 C606009002 BBD6 A000A0	2BD0	9B C50600904E C606009000	8BF2		8BE8 03C4 7002	BBEO		34.	A14EDU 24EF A200C0
79808	9 3	0340 0343	0345	349	034B 034B	നനന	0000 0000 00000 00000 00000	94	035E	035F	0362 0367 036C 036E	377	0374 0375 0378 037F	0381	0383	03867 03887 03887 03887	0380	038F		0392 0394

PAGE														
16:36:58 02/18/87		j Iê, dačo '≑≠ û then	; clear registers to force di to zero.	; If dist == dest then di will be zero.	・ ・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・	; If data is negative then	1. Allender School State Control of the Control of	mest = mest + mist * sign-of-data. If addition does not cause overflow then	store new mest in RAM.	Mist gets macc ( stored in tmp ).	Sync for error sample. Reset SEU	"Load" eacc. Sample. Convert atod input into two's comp word.	gync for data sample. If sub overflowed then don't store.	.Store" eacc.
		dir dest ax; deceave ax; ax	27 V	bx 1 wait2	==	A st	t"	ax, mest ax, bx m1500	xe .	axi tmp mist, ax	a 1 22 H		1, 4EH	×
	•	TAXE DAME	d i	atx, bx, atx, bool	di 500i	ax, dest	рх	aax aaxs a130	mest	a i w	700	O X II X	0007 1.007 1.007	ů.
		test jazt	clr	X & T & T & T & T & T & T & T & T & T &	test jz	mov mov test jz	neg	> p o f	AOW.	> > 0 E	mait mov	>>>3 0000 0000 0000	### it	> o E
CDU86	SOURCE			m1300:				m1400;		m1500:				LX09:
BLER	LINE	55555 5555 5556 5566 5566 5566 5566 55	1265	6667653	677 672 672 672 672 673	675	629	6883 683 683 683 683	689 684 787	2000 2000 2000 2000 2000 2000 2000 200	2000 2000 2000 2000 2000 2000 2000 200	2002	2002	70777007
O ASSEMBLER														
86 MACRO		99		**************************************		8					2006	9	0904E	No.
8086/87/88/186	OBJ	883E1AD0 A114D0 85C0 7504	33DB 33FF	33FB A14AD0 DID8 721B	95FF 7417	861E30D0 A11AD0 85C0 7402	F7DB	A12ED0 03C3 7003	A32ED0	A142D0 A330D0		2BD0	9B C60600 C60600	E H
179808	TOC	000000 000000 000000000000000000000000	03A6 03A8	000AAA 000AAA 000AAC	03B3 03B5	03B7 03BB 03BE 03C0	03C2	0000 0000 0000 0000 0000	03CB	03CE 03CE 03D1	300 300 400 300 400 800 800 800 800 800 800 800 800 8	03E2 03E2 03E7	03EB 03EB 03F0	03F7 03F9

19:30:38 07/18/8/		the data sample.	for 1	SCOTS 14 OVERTION.	- UUdD.	inc to copy saved.	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					itl then	wait1 to 00H and continue.	st != d15t goto 2000.	out if there have been 64 bits ut a bit transition.	, j.	d one to tranct and		bits without	bit-sync bump by loading notran sent.	Zero to reset vars.	• • • • • • • • • • • • • • • • • • •	zero. norm to soak up cycles.	
		Get t	Add A		"Stor	Add mac Don t s	"Stor		# # # # # # # # # # # # # # # # # # #	de do t		If wa	4 4 6 6 4 4	If dest	Find out	If not	d d		ave be	Force	Past Gets	Gets	Gets	
		al, atod	xe xe	LYOA	sp, ax	dxbb LZ6Bbp	xp dq	18 T	ax, wait2	wait2, 00H	oax, waitl	m1700	wait2; 01H	d14001	bx, tranct	=1800	tranct, ax		this point, there ha	ax, notran	ax Sest, ax	wait!, 01H	norm ax	
		> oe	4 × 5	္	> 0€ੂੰ	<b>P</b> 0	MOV	: :4 ( :4 :	rev Jnc	Jap Jap	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	jac	>00	test	>>	e s	300		; At	> O E	10 0 0 0	> > O E	) a o	
CDU86	SOURCE					LY0A:		LZ0B:			m1600;			m1700;				1800		\$4 5 2				
 ASSEMBLER	LINE	711 +1	727.	+ +	++	719 +2	++	. + +	1. 1.227 1.288 1.288 1.208 1.2	732	7334 7354	737 737	286	- 0000 1484 - 004	247 245 245 245	644 644	252	200 000 040 040		7.75 7.58 7.58	780	762	754	
8086/87/88/186 MACRO	овл		98 8BD0 03C4		8BE0	03D5 7007	8BE		1 A14AD0 D1D8 7309	C7064AD00000		0 730C	2 C70648D00000	885F 7528	2 A144D0 5 BB4000		A 4 4 D 0	E92		3 A132D0	9 33C0 9 33C0 8 432ED0	E A304D0	7 A344D0 A E909FD	
808	201	03F9	03FD 03FD	0401	0403	0400	0409	040B	040E 0410	0412 0418	041B	041E	0422 0428	042E 042E	00 44 92 25	0.0 4.0 0.0 0.0	0.00 0.00 0.00 0.00	0 4 4 4 0 6	ř	0.44	000 044 044 064	000	004	

SOURCE  SOURCE  MITOUT MON Tranct, 0  MON MAY BENT BENT MON MAY CAN DENT MON MON MAY CON MON MON MON MON MON MON MON MON MON M	SOURCE  m1900: mov ax, bent inc ax, cx inc add inc ax, cx inc ax inc add inc ax, cx inc add inc ax, cx inc add inc ax, cx inc ax inc add inc ax, cx inc add inc ax, cx inc add inc ax, cx inc ax inc add inc ax, cx inc ax i	16:36:58 02/18/87 PAGE		Bit transition detected.  bent = bent + 1  If bent is less then zero then	Scale mest by shifting right by bscl. Add roundoff const. Do the shift. Reset RAM version of mest. Reset bent to count 8 more bits. Compare scaled mest to nsb4. If mest > nsb4 then	mest gets nsb4.  Move a copy of the scaled mest to bx.  Add this copy to nsb4.  If mest is less then minus nsb4 then  mest gets minus nsb4.	Add mest ( scaled and limited ) to scnt.  Cx is now nsb2.  If this new scnt is not equal to nsb2 then  Store new scnt in RAM and eat up cycles in norm.
CDUB6  SOURCE  m1900; mov  inc  mov  mov  mov  mov  mov  mov  mov  mo	LINE SOURCE  266 767 768 772 773 773 774 775 775 777 777 777 778 778 778 778 778				set fel_rnd Add fel_rnd Addd 0 Reset 0 Reset 164 F	E >D4 ⊨	a x x x x x x x x x x x x x x x x x x x
	MACRO ASSEMBLER CD  LINE 6  765 775 775 777 777 777 777 777 777 7		A TOTAL SERVICE SERVIC				
	MACRO ASSEMB 000 0000 1000			:	. 1 sta - 1 st <b>a</b>		

8086/87/88/186 MACRO ASSEMBLER

										:					3		
《《《》 《《《《《《《》 《《》 《《》 《《》 《《《》 《《》 《《》	earc. error sample. atod input into two's comp word. error sample	Sync for data sample. If sub overflowed then don't store.		Get the data sample.	Save copy for later. Add dacc. Don't store if overflow.	dacc	Add macc to copy saved. Don't store if overflow.			Set flag to do mb next. Save the last dest in distribute in next mb. If we are waiting then don't count this bit.	Load acnt. Count this bit. Save count in RAM.	it is time to set the AGC, zero the counter.	こうこう こうしょう こうしょう かいかける 整部 している こうしょう いっぱん かかける 整部 している こうしゅ		Let the seu reset system know what's what.	Make room for bump.	
	"Load" Get the Convert	Sync for If sub ov	"Store" eacc.	Get the	Save co Add dac Don't s	"Store" dacc.	Add mac Don't	"Store"		Set flag t Save the l dist for If we are	Load acnt. Count this b Save count i	Lt Ls	人名英格兰人名	4	Let th	Make r	
			•••	••	•	••	••••	•	,er	•		•	rungaile.	•		••	
	dx, si al, atod dx, ax	CC0 1, 4EH CC0 1, 00H LX0C	si, dx	al, atod	dx; dx; dx, dx, LY0D	sp, ax	dq 3927	xp 'dq		eobmb, 00H axi dest axi st, ax ax, waitl ax, I	ax, _acnt ax acnt, ax ax, 08H ; If	bit m, OlH	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Seu, al	cc0_1, 0D4H	
	# c c c c c c c c c c c c c c c c c c c	sait jov	) OE	> 0	* > P	No.	add of	MOV		5000 L	) 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	, , , , , , , , , , , , , , , , , , ,		ımple.	walt mov	# A O A	
BOURCE				LX0C:		i ė	LY0D:		LZ0E:	17 17 18 18 18 18 18 18 18 18 18 18 18 18 18			e1001	; ** Sample.			
-		14444	777				- + + + ·		17.		' <del></del>	7					
LINE	00000 00000 00000	8279 8279 8279 828	9000	0000 0000 0000 0000	88888 99999 99099 99099	200	8888 8444 8444 8444 8444	0.00 0.44 0.40 0.40	900		888888 8555 6558 6558 6558 6558	8632 8632 8634	865 866	8698	871 871 872	873 874 875	
			-														
OBJ	8BD6 A000A0 98 2BD0	9B C50500904E C505009000 7002	8BF2	400040	98 88 03 7002	BBEO	03D5 7002	BBEA		C70620D00000 A11AD0 A31CD0 A148D0 B1D8	A102D0 40 A302D0 3D0800				9B A200E0		
႘	\$05 <b>0</b>	\$555 \$455 \$455	<b>4DA</b>	400 000	405 460 462 462 464	4E6	4E8	4EC	4EE	4744 4774 4774 4774	505 508 508 508	050B 050D 0513	0519		0519	512	1

0.																		2,
02/18/87					*												ow icto.	
					to work									then	acc.		const. Si is now m sc_bump.	[0scb_num]
16:36:58			•		/timer			, wo.		. wo				5au si	error	only let1	ecf0. S	
			sample	sample	a sample. give atod		sample.	r later. if overflow		copy saved.		<del></del>		of dacc	egate the scaled	2 2	ို့ ရှိ [င်္	e range Othen
			eacc.	error	dat to	· eacc.	data	copy for	" dacc.	3 5	" MACC.		-		tethe	tl then	. Add the	ump to the sc_bump < 0
			"Load" e Get the	- 3389	Sync for Useless Required	"Store"	Get the	Save Add da Don't	"Store"	Add macc Don't sto	"Store			eacc )) esc. Test dacc. If the sign	nega	16 × 17 1	Shift Add	sc_bump to If sc_bump
3-/			•	**		••	***		**	74,77	•••		-, '		7.		(02н -	Offset ;
, Ar			si	×	1, 4EH	хþ	atod	X CL	×	d	×p	4		escl cl sp		Twait1	t, 11, 12, 02H cl	# xp c
1 d d d d d d d d d d d d d d d d d d d		٠.	dx,	, xp	cc0_1,	51,	1	**************************************	sp,	d×.	pb •		95	X - 000	, m	2 × × × 0	Gw Cwl	e a x 700
400		- 2	> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30	Jase Jase Jase Jase Jase Jase Jase Jase	MOV.	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2 2 0 0 2 0 0 0	No.	a do d	¥0.			test Jast	bau	>>> >>>	10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	wow dug and
CDU86		SOURCE					e200;			e 300 ;		e 400;	*	. A		£500		:0093
Ö		•	~ .		77					6 - 1						Constitution of the second		7
E		Ä	200	00-5	00000 12004	10°0	-00°	2466	40.	00000	200	700	100	0000	-77	46.45	-เกษนนนน -อ-นต4เ	90000
8086/87/88/186 MACRO ASSEMBLE	7 - 4 7 - 4	3	000	omo	000000	5000	500 C	00000	n co	00000	***	<b>~ ~ ° °</b>	-0-0		000	-000000 -011111	, or or or or o	e vil
. O.																		- <u>1</u>
MACI					шо													
7186			o.		0904		0	4.40						22D0		24D0	26D0 02	0.0
17/88		OBJ	A000A	ZBD0	9B C60600904E C606009000 7002	8BF2	040004	98 93 700 700 700 700	8BE0	03D5 7002	BBEA		97 N 1, 21	8B0E22 D3FE 85E4 7902	F7DE	8B1624 A148D0 D1D8 720D	013626 B3C603 B102 D3FE	B80800 2BC2 7902
3/9801		200	0527		0537 0535 0535 0535	053C		0000 0000 0000 0000 0000 0000 0000 0000 0000	0548	054A 054A 054C	054E	0550		0000 0000 00000 00000 00000 00000 00000 0000		00550 00550 00550 00550	0567 056B 056B 0570 0572	0574 0577 0577 0579
·		-	٠		and a	_		T. T. T.		1777	42.1	5,9	6.130	6 5 Sec. 3		a a refer to go	Marine Const	A: "

PA										
02/18/87					* Kord	o port.	, of lock"		AGC.	
16136158				Word into al.		In RAM.	word to the "out "of lock one. lear,	lck_1 bit in output st the dr.	we are waiting. ng then don't do n goto norm.	
				ect position. Copy "in lock"	Move data indicat Grab the status: If the Dit status: Skip over next	Save output word in Write the output wo	Set the output we gratual in the bit is all skip over.	Otherwise set ick	Greck to see if we are waiting If we are waiting then don't do I Do a sample than goto norm.	LSW of ddcc.
V 40 40 10 10 10 10 10 10 10 10 10 10 10 10 10		ax, 10ck2 ax, T e1100	shi bi, i	shi bir i data bit into corr al, mot ((1 shi 03	1 1 1 0 ck 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	output, al	al, olddr cx, locki ello	al, 1 shi 06H output, al	ax, wait1 ax, I e1400	bx, ddcc2 ax, daccsave ax
		>000 000 000		Shift	2 E L .	>>Q 00E 0 EE	>> Lu	, , , , , , , , , , , , , , , , , , ,	nov Jnc Jmp	mov mov absval
CDU86	SOURCE					e 1 0 0 0 ;	e1100;	e1200:	e1300;	•1400
ASSEMBLER	LINE	*	**************************************	++++ +	111111 10000 104876	144444 200000 200000 4004040 4004040	77.0000 77.0000 77.0000 77.0000 77.0000	1024 1025 1027 1027	00000000000000000000000000000000000000	0000 0000 0000 0000
8086/87/88/186 MACRO ASSEMBLE	овл	A12CD0 D1D8 7320	D0E3	D0E3 A04CD0	<b>∢</b> മ⊙ന (	A24ED0 A24ED0 EB1490	A04DD0 BB0E2AD0 D0D9 7302	C40 2.24ED0 2.00C0	A14BD0 D1DB 7303 EB2690	8B1E18D0 A114D0 85C07902F7D8
8/9808	10C	05DF A 05E2 D 05E4 7	05E6 D		5F3 5F9	00000000000000000000000000000000000000	0606 0606 0609 0609 0600 0600	0611 0 0613 A 0613 A	0 MO 0	0623 0623 0627 A 0627 B

PAGE		,														ta H
02/18/87				5			comp word.		store.							ction.
16:36:58				ie AGC then			r sample. input into two's				104.		• • • • • • • • • • • • • • • • • • •			Jock dete
		MSW of ddcc. If carry then	add to MSW of ddcc.	Store LSW in RAM. Same for MSW. If not time to set the AGC		Sync for error sample Reset SEU	1 4 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Sync for data sample.	If sub overflowed then don't "Store" eacc.	Get the data sample.	Save copy for later. Add dacc. Don't store if overflow.	"Store" dacc.	Add mace to copy saved. Don't store if overflow,	"Store" macc.	ore sample and to norm.	It is time to do the lock detection ddcc )> esci
18 18 17 (19)		MSM :	ade	Sold of the sold o	64 - 12 (S	Reson	"Load" Get the	; Sync	1 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	) Get	Save Add	. Sto	P P Q Q	; "Sto	take one more	It i
	 	dx, ddccl	хþ	ddcc2, bx ddcc1, dx ax, bit_m ax, 1		Seu, al	A CO	CCO_1, 4EH	_ `.	al, atod	dx, ax Lylosp	xe rds		р <b>р</b> , ах	norm	cx; escl
Zy:		> 0 0 0 0 0 0	inc	5567-		338 300 4	% > > 3.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 E		> 0	3 > P	<b>∧</b> 0€	90 00	> •	d w	>>>
cDU86	SOURCE		g di G	e1500;	e1600;					LX0F:			LY10:		12111	e1700:
	ш	-80	410 ·	ar@#0-17	ω∡υ. ∴.	0000 1111	>+vww41		7777 7447		0.00 1.11 1.11 1.11 1.11		444 444	111	860:	-6646 -1
MACRO ASSEMBLER	LINE	000 444	000	00000000000000000000000000000000000000	0000		20000	2000	9000	1000	2000	000	0000	1000	901	5000
MACRO																000
80,867877887186	ово	8B1616D0 03D8 7301	42	891E18D0 891616D0 A106D0 D1D8		9B A200E0 C606009022	2			( A		BBEO	03DS 7002	BBEA	E9E4FA	C70638D00000 8B0E22D0 8BF9
/9808	20	0630 0634 0634		06539 06339 06530 0641 0644		06448 0649	00000 600000 6000000 6000000	065E 065F	0669	066D 066D	0673 0673 0673 0673	0677	0679 0679 0678	•	067F 067F	0682 0688 0688 0688

16:36:58 02/18/87 PAGE		bx is ddcc2 16-bit version of ddcc. Gets scaled ddc for use in lock detection. This is the SMR word.	Sync For error sample.  Reset SEU  "Load" eacc.  Get the error sample.  Convert atod input into two's comp word.	for data ub overfi	0.04	#Store" dacc.  Add macc to copy saved.  Don't store if overflow.  . "Store" macc.	If not in lock then gain up.  Now bx is en.  enn = enn - en  If enn is less then zero then
		bx, c1 cx, 16 cx, di dx, c1 bx, dx dcc2, bx -dcc2, bx 5x, (80H - 04H)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		(n)	2 CZX	ax, lock2 e1900 c1, 03H bx, c1 ax, c1 ax, bx enn e1800
		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	# C < < < < < < < < < < < < < < < < < <	1000 C	>3>D	> D >	ET.
CDU86	SOURCE				LX128	LY13:	
~		<b>.</b>		******	*****		** + + + + + + + + + + + + + + + + + +
36 MACRO ASSEMBLER		<b>0000</b>					
8086/87/88/186	OBJ	D3EB B91000 1BCF D3E2 0BDA 891E18D0 891E40D0	9-8-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-6-	~~	A000A0 98 8BD0 03C4 7002	8BE0 03D5 7002 8BEA	A12CD0 D1DB D1DB D3PB D3FB A11ED0 790F
/9808	ဒ္ဒ	00000000000000000000000000000000000000	06684 06684 06684 06684 06684 06684	48999 C	\$55555 \$55555 \$55555 \$5555 \$5555 \$5555 \$5555 \$5555 \$5555 \$555	0603 0605 0605 0605 0605 0609	

PAGE												
02/18/87					[Oennmax]				. :			Save shift count.  Save shift count.  nt.  a into Ex.  c OTHER DIRECTION!  ult is in dx.  t) age control word.
16:36:58			×		range							e shift o Ex. ER DIRE s in dx
16:			x. n ennmax	70			carry.	carry.	٢٠٪٠	המרדץ. המרדץ.	, , , , , , , , , , , , , , , , , , ,	cl. Save count.  goes into the OTHE result is age.
		<b>.</b> =	to ennmax rger than	ax an	and in the	O CAFFY.	140 EO	140 00 40 00	Shift right into carry. Rotate right from carry	O CATTY Om CATT	Shift right into carry. Rotate right from carry	<b>4</b> • • • • •
		gets 1	170	gets ennmax for max gain norm.	6.00	Shift right into Rotate right from	ot into can the day	at into capt from	of int	Shift right into (Rotate right from	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Shift (ax,dx) by the MS work out by the it together Now dx is the (1)
	.A	word	Compare enn If enn is 1	^	X Y	terigh	Shift right i Rotate right	Shift right i Rotate right	te rio	tt Tig	12 21 21	
		Ago	Comp.	g se s go etts ttts	Non	Shif	Shif	Shif	Shif Rota	Shif	Shif	Shift Shift Shift Now It
		****	•• ••	*****	•							
		n - 41 9 - 5	F	027FH 03F8H		ž	XX	d X	XX WID	ää	××	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		0,1	027F	035						. '		d x x x d d c x x x
<i>:</i>	•	900	cx, 027FH cx, ax e2000	a de constante de	¥	48	er F	107	100	Ę.	40 r	XXX XXXX 00
78		**************************************		70E	clr		.e.				** ***********************************	Second Se
	7.1	ĔĚŌ										
CDU86	SOURCE		e 1800 j	e1900	e2000;		\$. V.					
			<b>:</b>	77	## +	##### ################################	# + + + WH44	6444	<b>6444</b>	はなる。	#++++ ################################	<b>→</b>
ASSEMBLER	LINE	1111		111111	1165	1170	1173 173 173 173	1177	1182	1185	32288	11111111111111111111111111111111111111
												4 <b>9</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
6 MAC		0000		7F02 F803								
8086/87/88/186 MACRO	2	061ED00000 10600B00100 167FA	B97F02 3BC8 790F	7061ED07F02 70600B0F803 751FA	3D2	DIEB	DIEB	DIEB	DY	82	D1E8 D1DA	991000 18C8 8BF0 1000 1000 1000 1000 1000 1000 1000 1
6/87		C 570		200 200 200 200 200 200 200 200 200 200	സ	00	MΩ		50 DI	7 DI		72620004444 726700004444 847000000000000000000000000000
808	207	06F6 06F6 06FC	06FF 0702 0704	0706 0706 070C 0712	071	071	071	071F 0721	072	072	072B 072D	0000000000 000000000000000000000000000

	10/2	6 6666	100.29/86 100.29/86 100.29/86 100.29/86 100.29/86 100.29/86
25 bp	7.8125 bps. 500 bps.	00000	0000000
1 7.8125	; 7.8125 t	7.8125 500 bps 7.8125 15.625 62.55 62.55 5.55	7.8125 500 69125 15.8125 16.225 16.225 500 6998 500 6998
200	1324 1324 192	24136118 2007 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 1334 1334 1334 1334 1334 1334 1334 1334
3	33333		
		ulkth_table	ulkth_table
		0. M. A. A. A. M. S. M.	22222222222222222222222222222222222222
	1255 1256 1268 2768 2768	12222222 23222222	
	1726 72667 73667	222222	

CDUB6

8086/87/88/186 MACRO ASSEMBLER

98000	ATTRIBUTES	**************************************
SSEMBLER	VALUE	AAR 0342H AAR 0344H AAR 0344H 0344H 0344H 0344H 0412H 0412H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0425H 0426H 0446
MACRO AS	TYPE	A VOLVOUCE CENTER CONTROL CONT
8086/87/88/186		ABLE:
8/9808	NAME	MATCH OF THE TOTAL

ASSEMBLY COMPLETE, NO ERRORS FOUND

10-48

## SECTION 11

## TEST RESULTS

To verify the design of the CDU, a large battery of tests were conducted. The matrix of tests run is given in Table 11.0-1. The tests were used to show that the CDU meets or exceeds the performance bounds specified in [11-1]. The tests conducted were designed to determine the following quantities: Bit Error Rate (BER), Probability of False Acquisition, Probability of De-Acquisition, Probability of Out-of-Lock, Probability of Acquisition, Subcarrier Jitter, Bit Sync Jitter, and Probability of Cycle Slip.

## 11.1 BER TESTS

The BER tests made up the majority of the testing. The results for each data rate are shown in Figures 11.1-1 to 11.1-7. From the figures, the following observations may be made:

- (1) The degradation from ideal increases as  $ST/N_0$  decreases. This is due to the fact that the AGC scaling was designed to prevent the noise from saturating the ADC at an  $ST/N_0$  of 10.5 dB; at lower  $ST/N_0$ 's, the noise can saturate the ADC easier and cause performance degradation.
- (2) Even with the maximum doppler rate, the CDU operates inside the 1.1 dB envelope the design requirements allow. In general, the CDU is around 0.5 dB off of theory.

## 11.2 PROBABILITY OF FALSE ACQUISITION

The probability of false acquisition is the probability that the CDU will experience two consecutive eight-bit periods in which the lock detector value will be above the lock threshold. Since each eight-bit period is independent of all the others, the requirement is also valid for a limit on the single eight-bit period. The requirement that the CDU must meet is that the probability for a single period must be less than 1.0 x  $10^{-2}$ .

The tests were run, with an input noise voltage of 2.5 V<sub>rms</sub> for each data rate; no false acquisitions were observed. To provide a one-sided 90% confidence interval for these measurements, we use the following formula [11-2]:

$$p = \frac{-1}{n} \times \ln (1 - c)$$
 (11.2-1)

Table 11.0-1. CDU Breadboard Test Matrix

		Data		9 175	<b>S</b>	Data	Rate			$v_s$
Test	Doppler	Rate	500	250	125				7.8125	
			<del>arana ara</del> Tagana		1,575	31,342.51			30 Ne	vák penko
BER/P(OOL)	orange orangement	in a w	x i bili			8.7950	er Byllin	with god	t establish	90 14930
Pagent of Sections		48	19 BA	ghup.			18 E. B.	ar I San	a viete	
10 dB	0 3	PN	X	X	X	X	X	X	X	50
9 dB	0	PN	X	X	X	X	X	X	X	100
8 dB	0	PN	X	X	X	X	X		X	200
7 dB	o	PN	X	X	X	X	X	X	X	300
/ ub		2 -1	••							
10 dB	RATE	PN	X	X	X	X	x	X	X	50
9 dB	RATE	PN	X	X	X	X	x	X	X	100
		PN						X	X	200
8 dB	RATE			X					X	300
7 dB	RATE	PN	X	. A.	•	•	<b>X</b> 200	•		<b>300</b>
		-	**	***	77	. S⇒	v	X	X	50
10 dB	+	PN	Х	X	X	X	X		X	
9 dB	- 50 ± <b>+</b> 50 €	PN		X			X		No. of the Contract of the Con	100
8 dB	operation 🛨 🖰	PN		X	X	X		, X	X	200
7 dB	at open 🍅 - Wi	PN	X	X	X	X	X	X	X	300
	The five case is	1		170	i ng	ema, id.	- W 1	Visite in		
10 dB	<u>₩</u> 57.	PN	X		X	10.40	<b>X</b>	X	X	50
9 dB	-	PN	X	X	X	X.	X	X	X	100
8 dB		PN	X	X	X	X	X	X	X	200
7 dB	e satistica <del>,</del> cont	PN	X	X	X	X	X	X	X	300
	ing dispersion of the Fig.			437	1					
PROB ACQ.								· · · · · · · · · · · · · · · · · · ·		
10 dB	+	ALT	X	X		X	X	i liband	<b>X</b>	50
10 dB	RATE	ALT	X	X	X	X	X	5 (54) (\$4) (8	X	50
	KALE	ALT		. 100	X			X	X	300
10 dB			X	1,371	Α		X-	(1869 <del>*</del> )	X	100
9 dB	+	ALT							X	200
8 dB		ALT	X	- July 1 1 1		31.4±1.1 ×		edel and		300
7 dB	<b>+</b> 4.3	ALT	X	A Superior	1 - 1	X	X		X	300
P(FALSE LOCK	) 0	DNA	X.	X		X	X	X	x	V <sub>N</sub> =2.5V
SC JITTER	eria estre:			. 775			r view	ing Vinggra	V., 1	
			ati una		19 L.	. silker	Salar Salar	ga kasaji P	aldys in the	di lutine i
10 dB	0.0	PN	X	i. Na na na		14.43	X		and the	50
10 dB	0	PN	X				X			300
BS JITTER										
10 dB	0	PN	X	-		ar et	X			50
10 dB	Ö	PN	X				X			300
TO GB	0		41				. ••			

Table 11.0-1. CDU Breadboard Test Matrix (Continued)

Test	Doppler	Data Rate		250	125		Rate 31.25	15.625	7.8125	V <sub>s</sub> myrms
DROP LOCK TIME										
10.5 dB 10.5 dB	0 0	PN PN	X	X X	X X	X X	X X	X X	X X	50 300
P(CYCLE SLIP)										2() 
6 dB 7 dB 8 dB 9 dB	0 0 0	PN PN PN	X X X	g de la companya de l						200 200 200 200
6 dB 7 dB 8 dB	+ + +	PN PN PN	X X X							200 200 200
6 dB 7 dB 8 dB		PN PN PN	X X X							200 200 200
6 dB 7 dB 8 dB	RATE RATE RATE	PN PN PN	X X	12	vá v <sub>e</sub> si		3 (J. 4) -	4 / 4 /		200 200 200
Where										
RATE => Dopp	ler rate									
+ => + Of - => - Of										X <sup>*</sup> +
0 => No D										
PN => Pseu ALT => Alte										
DNA => Does			- <del></del>							




Figure 11.1-1. BER Test Data Summary - Bit Rate = 500 bps




Figure 11.1-2. BER Test Data Summary - Bit Rate = 250 bps




Figure 11.1-3. BER Test Data Summary - Bit Rate = 125 bps




Figure 11.1-4. BER Test Data Summary - Bit Rate = 62.5 bps




Figure 11.1-5. BER Test Data Summary - Bit Rate = 31.25 bps




Figure 11.1-6. BER Test Data Summary - Bit Rate = 15.625 bps




Figure 11.1-7. BER Test Data Summary - Bit Rate = 7.8125 bps

where

p = probability

n = number of tests or bits

c = percent confidence/100

In other words, from a test resulting in no errors in n bits (or bit periods), we are 100% confident that p is the probability.

In our case, we divide the number of bits by eight to get the number of eight-bit periods tested and use this in equation 11.2-1. Table 11.2-1 presents the data and our 90% confidence probability for each of the data rates. As can be seen, all rates easily meet the 1.0 x  $10^{-2}$  requirement.

Table 11.2-1. False Acquisition Probability Confidence

Rate	False Locks	Bits	Bit Periods	**************************************
500	0	1.4 x 10 <sup>6</sup>	1.75 x 10 <sup>5</sup>	1.32 x 10 <sup>-6</sup>
250	in de la Maria de la Companya de la La companya de la Co	1.0 x 10 <sup>6</sup>	1.25 x 10 <sup>5</sup>	$1.84 \times 10^{-6}$
125	and set of the set of	1.0 x 10 <sup>6</sup>	$1.25 \times 10^5$	$1.84 \times 10^{-6}$
62.5		1.0 x 10 <sup>6</sup>	1.25 x 10 <sup>5</sup>	$1.84 \times 10^{-6}$
31.25	ing district the second of the	1.0 x 10 <sup>6</sup>	1.25 x 10 <sup>5</sup>	$1.84 \times 10^{-6}$
15.625	eligija je Projekt kaj liga. Projekt iz <b>O</b> PP kaj ligaj	1.0 x 10 <sup>6</sup>	$1.25 \times 10^5$	$1.84 \times 10^{-6}$
7.8125		$1.0 \times 10^6$	1.25 x 10 <sup>5</sup>	$1.84 \times 10^{-6}$

#### 1.3 PROBABILITY OF DE-ACQUISITION

The probability of de-acquisition is the probability that the CDU will drop lock within 27 bit times after the removal of the signal. The requirement on this probability is that the probability of not dropping lock (one minus the probability of dropping lock) be less than  $1.0 \times 10^{-2}$ .

The tests were run and again no failures were observed. Equation 11.2-1 is used again to provide a 90% confidence probability. The results are given in Table 11.3-1. As can be seen, the CDU meets this requirement.

Table 11.3-1. De-Acquisition Probability Confidence

Rate	Failures	Number of Tests	P
500	0	255	9.03 x 10 <sup>-3</sup>
250			9.21 x 10 <sup>-3</sup>
125	<b>0</b>	250	$9.21 \times 10^{-3}$
62.5	0 4 4	250	9.21 x 10 <sup>-3</sup>
31.25	0 - 4 - 0		$9.21 \times 10^{-3}$
15.625	<b>0</b>	250	$9.21 \times 10^{-3}$
7.8125	• • • • • • • • • • • • • • • • • • •	250	9.21 x 10 <sup>-3</sup>

### 11.4 PROBABILITY OF OUT-OF-LOCK

The probability of out-of-lock is the probability that for two consecutive eight-bit periods the CDU will be below the unlock threshold (and declare an out-of-lock) when there is a signal. Since the eight-bit intervals are independent, we are concerned about the probability of one eight-bit period being below the threshold. The requirement that we must meet is for this probability to be less than  $5.0 \times 10^{-5}$ .

The test were run and for the threshold conditions, no out-of-locks were noted. Once again, equation 11.2-1 is used to arrive at a 90% confidence probability for the data. Table 11.4-1 provides the test data and the resulting probabilities. As can be seen, the CDU is below this requirement.

### 11.5 PROBABILITY OF ACQUISITION

The probability of acquisition is the probability that the CDU fails to indicate lock condition when the 176 bit long alternating ones-zeroes pattern is transmitted. This probability is required to be less than  $1.0 \times 10^{-4}$ . Tests were run at each bit rate with differing doppler conditions; i.e., + doppler offset, - doppler offset, and doppler rate. Also, for 500, 31.25, and 7.8125 bps, data was taken at lower ST/N<sub>0</sub> settings.

Once again, the data for 10 dB ST/N<sub>0</sub> shows no failures. However, to reach a 90% confidence level less than 1.0 x  $10^{-4}$ , we would have to do over 23000 tests. Given the current test setup, this is impossible. However, it is obvious from the lack of any failures at 10 dB that the threshold requirement is met. Table 11.5-1 provides the test data for 10 dB and the corresponding 90% confidence probability. Table 11.5-2 gives the test data for the three data rates that were tested for lower ST/N<sub>0</sub>'s. Figures 11.5-1 to 11.5-3 plot the data in Table 11.5-2.

Table 11.4-1. Out-of-Lock Probability Confidence

Rate	Out-of-Locks	Bits	Bit Periods	<b>.</b>
500	0	1.0 x 10 <sup>6</sup>	1.25 x 10 <sup>5</sup>	1.84 x 10 <sup>-5</sup>
250	0	5.0 x 10 <sup>5</sup>	$6.25 \times 10^4$	$3.68 \times 10^{-5}$
125	. 0 :	$1.1 \times 10^6$	$1.34 \times 10^5$	$1.72 \times 10^{-5}$
62.5	0	$8.0 \times 10^5$	$1.00 \times 10^{5}$	$2.30 \times 10^{-5}$
31.25	0	2.8 x 10 <sup>6</sup>	$3.46 \times 10^5$	$6.65 \times 10^{-6}$
15.625	0	$1.4 \times 10^6$	$1.74 \times 10^5$	$1.32 \times 10^{-5}$
7.8125	0	1.8 x 10 <sup>6</sup>	2.27 x 10 <sup>5</sup>	1.02 x 10 <sup>-5</sup>

Table 11.5-1. Probability of Acquisition for 10 dB

llures	Tests	90%	P P	calc
0	906			0
0.00 (1.17) (1.17) (2.17) (1.17)	436	5.28 x	10 <sup>-3</sup>	gardhad i
0	337	6.83 x	10-3	0
$\stackrel{\bullet}{0} \circ \stackrel{\bullet}{0} \circ \bullet$	350	6.58 x	10-3	
				3 <b>0</b> (1) (2) (1) (1) (2) (1) (1)
_		0 906 0 436 0 434 0 337 0 350	0 906 2.54 x 0 436 5.28 x 0 434 5.31 x 0 337 6.83 x 0 350 6.58 x 0 170 1.35 x	0 906 2.54 x $10^{-3}$ 0 436 5.28 x $10^{-3}$ 0 434 5.31 x $10^{-3}$ 0 337 6.83 x $10^{-3}$ 0 350 6.58 x $10^{-3}$ 0 170 1.35 x $10^{-2}$

Table 11.5-2. Probability of Acquisition for Lower ST/No

Rate	ST/N <sub>O</sub> (dB)	Failures	Tests	P <sub>calc</sub>
500	7 · · ·	0	268	Ö
500	8	0	243	0
500	9	0	231	0
500	10	0	906	0
31.25	7	54	202	$2.67 \times 10^{-1}$
31.25	8	1	160	$6.25 \times 10^{-3}$
31.25	10	0	170	0
7.8125	<b>7</b>	80	211	$3.79 \times 10^{-1}$
7.8125	8	13	200	$6.50 \times 10^{-2}$
7.8125	9	0	160	0
7.8125	<b>10</b>		450	<b>0</b>

## 11.6 SUBCARRIER JITTER

The subcarrier jitter test is a measure of the ability of the Subcarrier Tracking Loop to track the subcarrier in the presence of noise. In Section 4.4.2, we calculated the jitter at an  $ST/N_0$  of 10.5 dB to be 6.77 degrees rms. From [ll-1], the jitter is required to be less than 12.5 degrees rms.

To measure the jitter, the size of the subcarrier bump was statistically measured. This was done by writing the subcarrier bump to a special debug memory location and using a logic analyzer to read the value. The jitter was then calculated from the standard deviation of this measurement using equation 11.6-2:




Figure 11.5-1. Probability of Acquisition - Bit Rate = 500 bps




Figure 11.5-2. Probability of Acquisition - Bit Rate = 31.25 bps




Figure 11.5-3. Probability of Acquisition - Bit Rate = 7.8125 bps

Tests were run at two different data rates, at the minimum and maximum input signal levels for each rate. These tests were run for  $ST/N_0$  equal to 10 dB, so the jitter for the 10.5 dB threshold is better than the measured results. The results are shown in Table 11.6-1.

As can be seen, the measured jitter is below the calculated jitter of 6.77 degrees and well below the jitter requirement.

Rate	Voltage (mV <sub>rms</sub> )	Jitter (deg. rms)	Calc. Jitter (deg. rms)
500	50	4.92	6.77
500	300	6.00	6.77
31.25	50	6.19	6.77
31.25	300	5.88	6.77

Table 11.6-1. Subcarrier Jitter, ST/No Equal to 10 dB

### 11.7 BIT SYNCHRONIZATION JITTER

The bit sync jitter is a measure of the ability of the Bit Synchronization Tracking Loop to track the bit epoch in the presence of noise. The requirement that the loop must meet is that the jitter be less than 22.5 degrees rms.

To measure the bit sync jitter, we use the same technique that we used in calculating the subcarrier jitter: we write the bit sync bump (which is in units of sample periods) to a special debug location in memory and use a logic analyzer to read it. The measurements are accumulated and the standard deviation is used to calculate the jitter from equation 11.7-2:

Jitter = Std. Dev. (sample periods rms)  

$$x 2^{-(r+1)}$$
 (bit/sample periods) (11.7-1)  
 $x 360$  (degrees/bit)  
Jitter =  $\frac{180}{2^r}$  x (Std. Dev.) (11.7-2)

The bit sync jitter test was run for two data rates, 500 bps and 31.25 bps, and for two signal levels, 50 mV<sub>rms</sub> and 300 mV<sub>rms</sub>, for each, at an ST/N<sub>0</sub> of 10 dB. The results are shown in Table 11.7-1, along with the jitter calculated in Section 6.3.

As can be seen, we are well below the required 22.5 degrees.

Table 11.7-1. Bit Sync Jitter, ST/No Equal to 10 dB

<del></del>			it wolked it.		ahiba (Wanda giri
500	50		5.72		16.8
500	300	· 图图 · · · · · · · · · · · · · · · · ·	10.55		16.8
31.25	50		1.31	The second secon	5.95
31.25	300		1.01	$z > U_{\rm adj} > z$	5.95

### 11.8 PROBABILITY OF CYCLE SLIP

The probability of cycle slip is the probability that the Subcarrier Tracking Loop will slip its phase reference by 180 degrees. This is known as a cycle slip and the result is that the data is inverted. The requirement specifies that the probability of having a cycle slip in any 128,000 bit sequence, at threshold ST/N<sub>0</sub>, is less than 1.0 x  $10^{-5}$ .

From [11-3], we know that the probability of a cycle slip in a time period is:

$$P_{cs} = 1 - \exp[-S(t-t_0)]$$
 (11.8-1)

$$P_{cs} = \overline{S}(t-t_0)$$
 (11.8-2)

where

S = average rate of cycle slips (measured in slips/bit)

 $t-t_0 = time period (measured in bits)$ 

Since cycle slips occur with very tiny probability at higher  $ST/N_0$ 's (meaning that a test at higher  $ST/N_0$ 's would take days), data was taken for lower  $ST/N_0$ 's and the cycle slip rate for 10.5 dB was extrapolated from the plot of this data. Table 11.8-1 gives the data that was measured and Figure 11.8-1 plots this data. All measurements were done for 500 bps. Notice that no cycle slips were observed for  $ST/N_0$  of 9 dB. As can be seen from Figure 11.8-1, if the results for 6 to 8 dB can be linearly extrapolated, the cycle slip rate for 10.5 dB, no doppler, is 3.10 x  $10^{-9}$ . Using equation 11.8-2, we would get a probability of cycle slip of 3.97 x  $10^{-4}$ . However the problem with extrapolating is that the CDU is undergoing ADC saturation at the lower  $ST/N_0$ 's, so the extrapolated numbers will be higher than the real numbers. The results at 9 dB (no slips) support this, suggesting that the cycle slip rate is well below 3.10 x  $10^{-9}$ . Thus it is safe to say that the CDU meets the probability of cycle slip requirement.

Table 11.8-1. Probability of Cycle Slip

ST/N <sub>O</sub> (dB)	Doppler	Number of Slips	Number of Bits	
6	None	10	3.91 x 10 <sup>5</sup>	2.56 x 10 <sup>-5</sup>
7	None	10	$3.00 \times 10^6$	$3.33 \times 10^{-6}$
	None	<b>.5</b>	1.02 x 10 <sup>7</sup>	$4.90 \times 10^{-7}$
9 9	None		3.10 x 10 <sup>6</sup>	disi karenda <b>o</b> sti, seede es Saangaise een saade
6	+ Offset	17	2.38 x 10 <sup>5</sup>	$7.14 \times 10^{-5}$
7	+ Offset	6	$1.50 \times 10^6$	$4.00 \times 10^{-6}$
8 - 1 - 1 - 1 - 1 - 2 - 2 - 1 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3	+ Offset	2	3.00 x 10 <sup>6</sup>	$6.67 \times 10^{-7}$
9	+ Offset	0	5.40 x 10 <sup>6</sup>	0
6	- Offset	. 12	$4.65 \times 10^5$	$2.58 \times 10^{-5}$
7	- Offset	7	1.86 x 10 <sup>6</sup>	$3.77 \times 10^{-6}$
8	- Offset	0	$4.70 \times 10^6$	0
<b>6</b>	Rate	28	2.38 x 10 <sup>5</sup>	$1.18 \times 10^{-4}$
7	Rate	21	1.00 x 10 <sup>6</sup>	$2.10 \times 10^{-5}$
8	Rate	8	$4.50 \times 10^6$	$1.11 \times 10^{-6}$




Figure 11.8-1. Probability of Cycle Slip - Data Rate = 500 bps

# 11.9 CONCLUSION

As the previous sections have shown, the breadboard model testing results indicate that the CDU design meets all of the requirements of [11-1].

11.10	REFERENCES
11-1	Albrecht, V.R., <u>Design Requirement NASA Deep Space Command Detector Unit</u> , DM 514438, Rev. A, August 1986.
11-2	IOM 3344-167, "Error Rate Estimation," J.C. Ashlock To R.G. Piereson, October 6, 1965 (a JPL Internal Document).
11-3	Lindsey, W.C., <u>Synchronization Systems in Communications and</u> <u>Control</u> , Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1972.